

# WOFE 99

Advanced Workshop on Frontiers in Electronic

## ABSTRACT BOOK

**DISTRIBUTION STATEMENT A**  
Approved for Public Release  
Distribution Unlimited

**Hotel de Paris**

**Villard de Lans (Grenoble area)**

**May 31 / June 4 1999**

Maison  
Culture

AQF99-10-1835

# REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DATES COVERED	
	19 June 1999	Conference Proceedings	
4. TITLE AND SUBTITLE  International Workshop on New Frontiers in Electronics (WOFE)			5. FUNDING NUMBERS  F61775-99-WF014
6. AUTHOR(S)  Conference Committee			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)  University of Lecce, Department of Material Science Via Arnesano Lecce 73100 Italy			8. PERFORMING ORGANIZATION REPORT NUMBER  N/A
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)  BOARD PSC 802 BOX 14 FPO 09499-0200			10. SPONSORING/MONITORING AGENCY REPORT NUMBER  CSP 99-5014
11. SUPPLEMENTARY NOTES			
12a. DISTRIBUTION/AVAILABILITY STATEMENT  Approved for public release; distribution is unlimited.		12b. DISTRIBUTION CODE  A	
13. ABSTRACT (Maximum 200 words)  The Final Proceedings for International Workshop on New Frontiers in Electronics (WOFE), 31 May 1999 - 4 June 1999  This is an interdisciplinary conference with a major theme emphasizing materials to systems. Material topics include emerging microelectronic materials, physical phenomena and quantum devices, nanoelectronics, silicon-on-insulator (SOI) and MEMs; systems topics include computers, sensors, telecommunications, and consumer electronics. There will also be panels on (1) materials and devices and (2) systems.			
14. SUBJECT TERMS  BOARD, Sensor Technology, Electronic Devices, Semiconductors, Semiconductor materials			15. NUMBER OF PAGES  130
			16. PRICE CODE  N/A
17. SECURITY CLASSIFICATION OF REPORT  UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE  UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT  UNCLASSIFIED	20. LIMITATION OF ABSTRACT  UL

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89)  
Prescribed by ANSI Std. Z39-18  
298-102

# **WOFE 99 PROGRAM**

**Advanced Workshop on  
Frontiers in Electronics**

**May 31 / June 4, 1999**

**19990719 059**

**Hotel de Paris  
Villard de Lans  
(Grenoble area)  
France**

## WOfE Committees

### Honorary Chairs:

Leo Esaki - Sci & Tech Foundation, Japan  
Klaus von Klitzing - Max-Planck-Institut, Germany

### Organizing Committee:

Yoon Soo Park, Chair  
Michael Shur, Co-Chair  
Michael Dyakonov, European Co-Chair  
Fritz Schuermeyer, Past Chair  
Gernot S. Pomrenke, Publications Chair  
Elias Munoz Merino, Publicity Chair  
Serge Luryi, Secretary  
George H. Narode, Treasurer

### Program Committee:

Lester Eastman, Cornell University  
Michael Stroscio, US Army Research Office  
Robert J. Trew, Department of Defense  
Jimmy Xu, University of Toronto

### Steering Committee:

John Santiago, (US) EOARD  
Hideki Hasegawa, (Japan) Hokkaido University  
Tetsuhiko Ikegami, (Japan) NTT Advanced Technology Co.  
Hiroshi Iwai, (Japan) Toshiba Corporation  
Dae Mann Kim, (Korea) Pohang University  
Manijeh Razeghi, (US) Northwestern University  
Trey Smith, (US) Compaq Computer Corporation  
Jong Chun Woo, (Korea) Seoul National University  
Tor Fjeldly, (Norway) University of Sci and Tech  
Andrew Steckl, (US) University of Cincinnati  
Dietrich W. Langer, (US) University of Pittsburgh  
Albert Zylbersztein, (France) France Telecom  
Paul J. Tasker, (UK) University of Wales  
Guenter Weimann, (Germany) Fraunhofer Institute

### Local Organizing Committee:

Roberto Cingolani, (Italy) Universita' di Lecce  
Sorin Cristoloveanu, (France) ENSERG, Grenoble

### Sponsors

We wish to thank the following for their contribution to the success of this conference:

European Office of Aerospace Research and Development, Air Force Office of Scientific Research,  
United States Air Force Research Laboratory;  
United States Army Research Development and Standardization Group (UK);  
United States Office of Naval Research, Europe;

AIXTRON

# PROGRAM

## May 30

### Registration

## May 31

### Plenary Session

Organizer: Yoon-Soo Park

Chair: Max Yoder

9:30 - 9:35	Welcome & Introduction, Park
9:35 - 9:45	Opening Remarks, v.Klitzing
9:45 - 10:25	Quantum Nanostructures and Their Potential for Infrared and Terahertz Applications, Sakaki
	Break
10:50 - 11:30	Emerging Trends in Semiconductor and Nanoscience Research, Trew
11:30 - 12:10	Nitride based LED and lasers, Nakamura

### ULSI - 1

Organizers: Toshiaki Ikoma, Y. Kado, Simon Sze, Hiroshi Iwai

Chairs: Alex Zaslavsky, Dae Mann Kim

14:00 - 14:30	History of non Von-Neumann and parallel computation algorithms, Muraoka
14:30 - 15:00	Frontiers in electronic noise: from submicron to nanostructures, Reggiani
	Break
15:30 - 16:00	Innovative Integration based on Silicon-Core Technologies for Sensor and Communications Applications, Nagatsuma
16:00 - 16:30	The DRAM Odyssey: from Kilobits to Gigabytes and Beyond, Lee
16:30 - 17:00	Ultimate MOSFETs on SOI: Ultra Thin, Single Gate, Double Gate or Ground Plane, Cristoloveanu

### Panel Session: Limitation of ULSI

Organizers: K. Takeya and H. Iwai

Moderators: T. Ikoma and S.M. Sze

17:00 - 18:40	Panelists include: Takeda, Maes, Nishi, TBD
	Discussion

## June 1

### ULSI - 2

Organizers: T.Ikoma, K.Takeya , S.M. Sze, and H.Iwai

Chairs: Trey Smith, Enrico Sangiorgi

9:00 - 9:30	Limitations of (and off) the SIA Roadmap Trends, Doering
9:30 - 10:00	To fill the gap between Si-ULSI and nanodevices, Hiramoto
	Break
10:30 - 11:00	Current status and future directions for Asian semiconductor industry, Chang
11:00 - 11:30	Layered tunnel barriers for ULSI applications, Likharev
11:30 - 12:00	Vertically integrated SRAM structures, Mastrapasqua

### Optoelectronics and Photonics - I

Organizer: Joe Campbell and Dan Dapkus

Chairs: Letitia Paige Harrison and Elias Towe

14:00 - 14:30	Photonic Bandgap Lasers and Nanocavities, Scherer
14:30 - 15:00	Progress in Femtosecond Semiconductor Optoelectronic Devices, Wada

15:00 - 15:30 Quantum Cascade Lasers, Sirtori  
Break  
16:00 - 16:30 Nano-Optoelectronics in Technology Roadmap, Arakawa  
16:30 - 17:00 High Speed Resonant-Cavity InGaAs/InAlAs Avalanche Photodiodes, Campbell  
17:00 - 17:30 Vertical Cavity Lasers and Microresonators, Dapkus

**Conference Banquet**

**June 2**

**SOI and MEMs**

Organizer: Sorin Cristoloveanu  
Chairs: Enrico Zanoni and Eugenio Moreno

9:00 - 9:30 Why can Smart Cut® change the future of microelectronics?, Auberton-Hervé  
9:30 - 10:00 Advanced Sensors and Microsystems on SOI, Mokwa  
Break  
10:30 - 11:00 Challenges in Mainstreaming SOI Technology, Shahidi  
11:00 - 11:30 Optimized Design of Subband Structure in MOS InversionLayer for Realizing High Performance and Low Power Si MOSFET's, Takagi

**Emerging Microelectronic Materials**

Organizers: Mitra Dutta and Suk-Ki Min  
Chairs: Colin Wood and Tor Fjeldly

14:00-14:30 Carbon Nanotubes, Lee  
14:30-15:00 Metal Induced Crystallization of Amorphous Silicon, Jang  
15:00-15:30 Heterogeneously Integrated Circuits Using Wafer Bonding and Compliant Substrate Technologies, Lo  
Break  
16:00-16:30 Polarization Issues in GaN and Related Heterostructures in the Context of Devices, Morkoc  
16:30-17:00 Ihm, *withdrawn*  
17:00-17:30 MOCVD - The Key Technology for Industrial Applications of Quantum Devices, Juergensen

**June 3**

**Panel Session: Materials and Devices "After CMOS"**

Moderator: Paul Solomon

**Physical Phenomena and Quantum Devices**

Organizers: Manijeh Razeghi and Jimmy Xu

**Physical Phenomena in Semiconductor Compounds**

Chairs: Herb Goronkin and TBA

9:00-9:40 The Role of Scanning Probe Microscopes for Characterization of Physical Phenomena in Quantum Devices, Narayananamurti  
9:30-10:00 Quantum Dot Lasers: Theoretical Analysis of Performance, Suris  
10:00-10:30 Spin-filter effects in transmission of free spin-polarized electrons through ultra-thin magnetic layers, Lampel  
Break  
11:00-11:30 Current State of the Theory of the Quantum Hall Effect, Dyakonov  
11:30-12:00 Observation of Multiple Excitonic Optical Rabi Oscillations in a Semiconductor, Peyghambarian

## **Quantum Devices and Materials**

Chairs: Fritz Schuermeyer and Arnoldo Majerfeld

14:00-14:30 High Power 3-12  $\mu$ m Semiconductor Lasers: Roadmap for the 21st Century, Razeghi  
14:30-15:00 Coherent Coupling in Multiwavelength Modelocked  
Semiconductor Diode Lasers - Physics and Applications, Delfyett  
15:00-15:30 Heterostructure Devices in Infrared Detector Technology, Rogalski  
Break  
16:00-16:30 Materials for the Next Generation of Long Wavelength Infrared Detectors, Brown  
16:30-17:00 MOCVD Growth of High-Quality Gallium Nitride Based Electronic  
and Photonic Devices, DenBaars  
17:00-17:30 Fundamental Limits of Performance of AlGaN/GaN HEMT's, Eastman

## **Poster Session**

Chairs: Usha Varshney and Edgar Martinez

Effect of Electron Electron-Cloud Interaction on Schottky Metal Barrier Height to Two Dimensional  
Electron Gas, Anwar

Optical absorption modulation in heterodimensional devices, Castro

Optimal Control Theory for Optical Waveguide Design: Application to Y-branch Structures, Coalson

Carrier screening and polarization fields in nitride-based heterostructure devices, Della Sala

CAD Tools and Optical Device Models for Mixed Electronic/Photonic VLSI, Deng

Generalized Monte Carlo simulations for quantum transport in nanostructured  
semiconductor devices, Di Carlo

Why is 2D high-field electron drift velocity smaller than for 3D electrons?, Dmitriev

100-GHz Superconductor Processors for a Petaflops Computer: Design Phase 2, Dorojevets

Quantum 1/f stability optimization of quartz resonators, THz generators and other resonant systems,  
Handel

Quantum 1/f optimization of antennas, Handel

Epitaxial GaN Films Grown on ZnO/GaN-Buffered Si Substrates, Kim, HK

Stress-Induced Confinement of Light in GaN, GaAs and Si, Kim, HK

Ferroelectric Nonvolatile Memory Field-Effect-Transistors Based on a Novel Buffer  
Layer Structure, Kim, HK

A Stenographic Character Recognition Algorithm in Neural Networks, Kim, SK

Robust Recognition of the II-Pa Stenographic Character Images by Using Neural Networks, Kim, SK

Migrating to submicron display technology: Schottky source/srain thin film transistor, Lam

Reduction of Coupling Noise in Data-Line Arrays, Langer

Scalability of SOI into future deep submicron CMOS technology, Leobandung

Long Wavelength (1.3  $\mu$ m) QD VCSELs on GaAs Substrates, Lott

MOVPE Growth, Piezoelectric and Optical Properties of Strained <111>-Oriented InGaAs/AlGaAs  
MQWs and their Possible Application to Optoelectronic Devices, Majerfeld  
Wide-Angle, Low-Loss Y-Branch Waveguide for Integrated Optics, Min

Novel AlGaN-based UV photodetectors bridge biology and electronics, Munoz

Monte Carlo Simulation of Impact Ionization and Light Emission in Pseudomorphic HEMT's, Rossi

SPM Assisted Nanofabrication for Nanoelectronics, Safarov

Automated Internet Measurement Laboratory AIM-Lab, Shen

Obtaining High Purity 6H-SiC Single Crystals by Annealing, Shin

Two Dimensional Hole Gas Induced by Piezoelectric and Pyroelectric Charges, Shur

An Advanced Approach to Extracting Small Signal Model Parameters of MOSFETs from Measured S-Parameters, Tian

Applying Selective Liquid-Phase Deposition to the Fabrication of FETs with Excellent Characteristics, Yeh

Factors limiting the maximum operating voltage of microwave devices, Zanoni

VLSI-Compatible Multiemitter Heterojunction Bipolar Transistors with Enhanced Logic Functionality, Zaslavsky

## **June 4**

### **Nanoelectronics**

Organizer: Konstantin Likharev

Chair: Tetsuhiko Ikegami

9:00 - 9:30 SCALPEL: The cutting tool for sub-0.1 um lithography, Gibson

9:30 - 10:00 Prospects of quantum devices based on III-V compound semiconductors, Hasegawa

10:00 - 10:30 Room-temperature single-electron devices by scanning probe process, Matsumoto

10:30 -11:00 Straddle-gate transistor: Transistors in the limit of useful field-effect, Tiwari  
Break

### **Optoelectronics and Photonics - II**

Organizer: Joe Campbell and Dan Dapkus

Chair: Paul Tasker

11:30 - 12:00 Towards Quantum Structure Based Terahertz Source, Andronov

12:00 - 12:30 High frequency circuits based on GaAs-PHEMT technology for modern sensor and communication systems, Schlechtweg

12:30 - 13:00 Distributed Balanced Photodetectors for RF Photonic Applications, Wu

**Conference Closing Remarks:** Yoon-Soo Park

**WOFE 99**  
**ABSTRACT**



## **PREFACE**

WOFE-99 will be held in Villard de Lans (Grenoble area - France). The workshop is a sequel to WOFE-97 held January 1997 in Puerto de La Cruz, Tenerife, Spain.

The aim of the workshop is to bring together leading scientists and engineers who work at the frontiers of electronic devices and circuits, yet emerging from traditionally separated fields with different professional background. Rapid pace of electronic technology evolution compels a merger of such technical areas as low-power digital electronics, microwave power circuits, optoelectronics, etc., which collectively have become the foundation of today's electronic technology. The Workshop aims at encouraging active cross-fertilisation of the different "species" in this electronic planet.

The WOFE will gather experts from academia, industry, and government agencies to review the recent exciting breakthroughs and their underlying physical mechanisms.

The program committee invites discussions of controversial issues, provocative views, and visionary outlooks. Debates on the future trends and directions and the market pulls as well as the necessary policy and infrastructure changes are encouraged. Attempts will be made by the committee to solicit alternative views and rebuttals.

## TABLE OF CONTENTS

<b>Plenary session</b>	
<i>Recent Advances and Future Trends in Modern Electronics, Yoon-Soo Park</i>	15
<i>Quantum Nanostructures and Their Potential for infrared and Terahertz Applications, Sakaki</i>	17
<i>Emerging Trends in Semiconductor and Nanoscience Research, Trew</i>	18
<i>Nitride based LED and lasers, Nakamura</i>	19
<b>ULSI - 1</b>	
<i>History of non Von-Neumann and parallel computation algorithms, Muraoka</i>	21
<i>Frontiers in electronic noise: from submicron to nanostructures, Reggiani</i>	22
<i>Innovative Integration based on Silicon-Core Technologies for Sensor and Communications Applications, Nagatsuma</i>	23
<i>The DRAM Odyssey: from Kilobits to Gigabytes and Beyond, Lee</i>	24
<i>Ultimate MOSFETs on SOI: Ultra Thin, Single Gate Double Gate or Ground Plane, Cristoloveanu</i>	25
<b>ULSI - 2</b>	
<i>Limitations of (and off) the SIARoadmap Trends, Doering</i>	27
<i>To fill the gap between SI-ULSI and nanodevices, Hiramoto</i>	29
<i>Current status and future directions for Asian semiconductor industry, Chang</i>	30
<i>Layered tunnel barriers for ULSI applications, Likharev</i>	31
<i>Vertically integrated SRAM structures, Mastrapasqua</i>	32
<b>Optoelectronics and Photonics - I</b>	
<i>Photonic Bandgap Lasers and Nanocavities, Scherer</i>	35
<i>Progress in Femtosecond Semiconductor Optoelectronic Devices, Wada</i>	36
<i>Quantum Cascade Lasers, Sirtori</i>	36
<i>Nano-Optoelectronics in Technology Roadmap, Arakawa</i>	37
<i>High Speed Resonant-Cavity InGaAs/InAlAs Avalanche Photodiodes, Campbell</i>	38
<i>Vertical Cavity Lasers and Microresonators, Dapkus</i>	38
<b>SOI and MEMs</b>	
<i>Why can Smart Cut® change the future of microelectronics?, Auberton-Hervé</i>	40
<i>Advanced Sensors and Microsystems on SOI, Mokwa</i>	41
<i>Challenges in Mainstreaming SOI Technology, Shahidi</i>	42
<i>Optimized Design of Subband Structure in MOS InversionLayer for Realizing High Performance and Low Power Si MOSFET's, Takagi</i>	43

**Emerging Microelectronic Materials**

<i>Applications of Carbon Nanotubes and New Functional GaN Nanotubes, Lee</i>	45
<i>Metal Induced Crystallization of Amorphous Silicon, Jang</i>	46
<i>Heterogeneously Integrated Circuits Using Wafer Bonding and Compliant Substrate Technologies, Lo</i>	47

<i>Polarization Issues in GaN and Related Heterostructures in the Context of Devices, Morkoc</i>	48
--	----

<i>Ab initio calculations for the conductance and field-emission properties of carbon nanotubes with various atomic structures, Ihm (withdrawn)</i>	
---	--

<i>MOCVD - The Key Technology for Industrial Applications of Quantum Devices, Juergensen</i>	49
--	----

**Physical Phenomena and Quantum Devices :****Physical Phenomena in Semiconductor Compounds**

<i>The Role of Scanning Probe Microscopes for Characterization of Physical Phenomena in Quantum Devices, Narayananamurti</i>	51
--	----

<i>Quantum Dot Lasers: Theoretical Analysis of Performance, Suris</i>	52
---	----

<i>Spin-filter effects in transmission of free spin-polarized electrons through ultra-thin magnetic layers, Lampel</i>	53
--	----

<i>Current State of the Theory of the Quantum Hall Effect, Dyakonov</i>	54
---	----

<i>Observation of Multiple Excitonic Optical Rabi Oscillations in a Semiconductor, Peyghambarian</i>	54
--	----

**Quantum Devices and Materials**

<i>High Power 3-12 <math>\mu</math>m Semiconductor Lasers: Roadmap for the 21st Century, Razeghi</i>	56
--	----

<i>Coherent Coupling in Multiwavelength Modelocked Semiconductor Diode Lasers - Physics and Applications, Delfyett</i>	57
--	----

<i>Heterostructure Devices in Infrared Detector Technology, Rogalski</i>	58
--	----

<i>Materials for the Next Generation of Long Wavelength Infrared Detectors, Brown</i>	59
---	----

<i>MOCVD Growth of High-Quality Gallium Nitride Based Electronic and Photonic Devices, DenBaars</i>	60
---	----

<i>Fundamental Limits of Performance of AlGaN/GaN HEMT's, Eastman</i>	61
---	----

**Poster Session**

<i>Effect of Electron-Electron-Cloud Interaction on Schottky Metal Barrier Height to Two Dimensional Electron Gas, Anwar</i>	63
--	----

<i>Optical absorption modulation in heterodimensional devices, Castro</i>	64
---	----

<i>Optimal Control Theory for Optical Waveguide Design: Application to Y-branch Structures, Coalson</i>	65
---	----

<i>Carrier screening and polarization fields in nitride-based heterostructure devices, Della Sala</i>	66
---	----

<i>CAD Tools and Optical Device Models for Mixed Electronic/Photonic VLSI, Deng</i>	67
---	----

<i>Generalized Monte Carlo simulations for quantum transport in nanostructured semiconductor devices, Di Carlo</i>	68
<i>Why is 2D high-field electron drift velocity smaller than for 3D electrons?, Dmitriev</i>	69
<i>100-GHz Superconductor Processors for a Petaflops Computer: Design Phase 2, Dorojevets</i>	70
<i>Quantum 1/f stability optimization of quartz resonators, THz generators and other resonant systems, Handel</i>	72
<i>Quantum 1/f optimization of antennas, Handel</i>	74
<i>Epitaxial GaN Films Grown on ZnO/GaN-Buffered Si Substrates, Kim, HK</i>	75
<i>Stress-Induced Confinement of Light in GaN, GaAs and Si, Kim, HK</i>	76
<i>Ferroelectric Nonvolatile Memory Field-Effect-Transistors Based on a Novel Buffer layer Structure, Kim, HK</i>	77
<i>A Stenographic Character Recognition Algorithm in Neural Networks, Kim, SK</i>	78
<i>Robust Recognition of the Il-Pa Stenographic Character Images by Using Neural Networks, Kim, SK</i>	79
<i>Migrating to submicron display technology: Schottky source/srain thin film transistor, Lam</i>	87
<i>Reduction of Coupling Noise in Data-Line Arrays, Langer</i>	89
<i>Scalability of SOI into future deep submicron CMOS technology, Leobandung</i>	90
<i>Long Wavelength (1.3 <math>\mu</math>m) QD VCSELs on GaAs Substrates, Lott</i>	91
<i>MOVPE Growth, Piezoelectric and Optical Properties of Strained &lt;111&gt;-Oriented InGaAs/AlGaAs MQWs and their Possible Application to Optoelectronic Devices, Majerfeld</i>	92
<i>Wide-Angle, Low-Loss Y-Branch Waveguide for Integrated Optics, Min</i>	93
<i>Novel AlGaN-based UV photodetectors bridge biology and electronics, Munoz</i>	94
<i>Monte Carlo Simulation of Impact Ionization and Light Emission in Pseudomorphic HEMT's, Rossi</i>	95
<i>SPM Assisted Nanofabrication for Nanoelectronics, Safarov</i>	96
<i>Automated Internet Measurement Laboratory AIM-Lab, Shen</i>	97
<i>Obtaining High Purity 6H-SiC Single Crystals by Annealing, Shin</i>	98
<i>Two Dimensional Hole Gas Induced by Piezoelectric and Pyroelectric Charges, Shur</i>	100
<i>An Advanced Approach to Extracting Small Signal Model Parameters of MOSFETs from Measured S-Parameters, Tian</i>	101
<i>Applying Selective Liquid-Phase Deposition to the Fabrication of FETs with Excellent Characteristics, Yeh.</i>	102
<i>Factors limiting the maximum operating voltage of microwave devices, Zanoni</i>	103
<i>VLSI-Compatible Multiemitter Heterojunction Bipolar Transistors with Enhanced Logic Functionality, Zaslavsky</i>	105

## Nanoelectronics

<i>SCALPEL: The cutting tool for sub-0.1 <math>\mu</math>m lithography</i> , Gibson	107
<i>Prospects of quantum devices based on III-V compound semiconductors</i> , Hasegawa	108
<i>Room-temperature single-electron devices by scanning probe process</i> , Matsumoto	109
<i>Straddle-gate transistor: Transistors in the limit of useful field-effect</i> , Tiwari	110

## Optoelectronics and Photonics - II

<i>Towards Quantum Structure Based Terahertz Source</i> , Andronov	112
<i>High frequency circuits based on GaAs-PHEMT technology for modern sensor and communication systems</i> , Schlechtweg	113
<i>Distributed Balanced Photodetectors for RF Photonic Applications</i> , Wu	114

## **PLENARY SESSION**

# Recent Advances and Future Trends in Modern Electronics

Yoon-Soo Park

Office of Naval Research  
800 N. Quincy Street  
Arlington, VA 22217-5660

Development of electricity and electronics has greatly influenced the everyday human life. It made human life much more comfortable by providing the ability of easy transfer and control of the power. In addition, electronics has greatly improved our capability in many areas such as computation, communication, and information technology. These days, we are always surrounded by various electronic devices that have critical influences on our life. The electronic and optoelectronic devices have been developed at an enormous rate in recent few decades since the first invention of transistor in 1947 and semiconductor laser in 1962. The development of these devices has been continuously accelerated by various needs in our life. This trend didn't show any saturation until the last decade and we expect to see more rapid development in the 21st century. In this article, most recent development in electronics and optoelectronics in the last decade will be briefly reviewed.

First trend in modern electronics is the modern silicon-based ultra large scale integrated circuit (ULSI) technology that has given rise to dramatic progress in computers and telecommunications, bringing them much closer to cost-effective consumer electronics. It is essential to develop low-cost and low-energy-consumption components and systems by taking full advantage of today's established leading-edge semiconductor technologies, which provide both economic and ecological benefits. This effort has led to the development of various Si-based devices and integrated circuits such as MOSFET on silicon on insulator (SOI) with various gate structures, gigabytes DRAMs, and vertically integrated SRAM structures.

Among them, SOI is very important technology developed in the last decade to improve the performance of Si microelectronic devices. In conventional bulk CMOS technology below 0.1  $\mu$ m, conventional ways to increase the drain current, reduction in the channel length and/or the gate oxide thickness would be limited more and more, because of the short channel effect, the difficulty in the lithography and direct tunneling current in ultra-thin gate oxide. In addition, the severe influence of inversion-layer capacitance on low voltage operation of scaled MOSFETs requires the reduction in carrier concentration in the channel and the increase in carrier velocity, in order to reduce the power consumption. To overcome these problems, the two promising device structures, SOI MOSFETs with SOI thickness thinner than the inversion layer of bulk MOSFETs and strained-Si MOSFETs, have been researched. Especially, the feasibility of SOI CMOS technology is high considering the recent advances. The researchers have developed various SOI fabrication technologies such as direct bonding of Si on quartz/glass and oxygen implantation to Si substrates to form a SiO<sub>x</sub> insulating layer. Researchers claim that the first microprocessor using SOI technology will be shipped in 1999. The main attraction of SOI technology is its performance advantage of 20-35% over bulk CMOS of the same generation. SOI also offers key advantage in power consumption. The increased performance and decreased power consumption of SOI CMOS technology is a very attractive feature.

Another trend in electronic devices is their decreased size and fast speed. The new quantum nano-structure and terahertz devices have been developed with the help of various growth, processing and characterization techniques such as metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), e-beam lithography, x-ray lithography, transmission electron microscope (TEM), scanning tunneling microscope (STM), and atomic force microscope (AFM). The primary barriers to continued scaling of CMOS technology are currently seen as resulting from limitations in lithography, gate dielectrics, and interconnects. In optical lithography, moving to the shorter wavelengths (193 to 130 nm) will be possible. However beyond this, another solution (perhaps AFM-based or e-beam lithography) will need to be developed as we approach 10-nm feature sizes. At the same time, the researchers are investigating on new high-K gate dielectric materials which may enable tunneling to be overcome in high-performance, very short-channel MOSFETs. Another possible way of manufacturing nanoelectronics is by using "DNA and enzymes" (or whatever the appropriate "biotechnology" might be) to perform the processing in a "beaker" rather than in the many separate multi-million dollar tools that we use for discrete process steps today. Although we are presently a long way from such a vision, initial collaborative efforts now underway are likely to germinate new objects which fundamentally influence future nano/bio/electronics technology.

The nanoscale devices utilize the quantum effect of electronic states and can achieve operational characteristics orders of magnitude beyond the capability of current devices. Quantum devices have great

advantages over the classical devices such as high integration density, extremely low power consumption, and very high speed. Major issues related with the quantum functional devices are the techniques to obtain the quantum structures. Two dimensional quantum wells, one dimensional quantum wires, and zero dimensional quantum dots are the quantum structures currently being investigated. The first example of these devices is a single electron transistor in which one bit of information can be carried by a single electron. This device is based on the Coulomb blockade and quantum size effect and the electronic switch using this transistor has also been demonstrated. Other novel devices based on the quantum structures include resonant tunneling double barrier diode and resonant hot electron transistor (Single device operation up to 120 GHz demonstrated). From 1994, semiconductor detectors (1~20  $\mu$ m) and lasers (0.7~1.3  $\mu$ m) fabricated from quantum wires and quantum dots have been reported. They were fabricated either by self-organized growth or lithography. Using these quantum devices, the concept of few electron quantum computing structures has also been developed. The development of quantum devices will make the future electronic devices closer to the level of human brain.

Still these nanodevices are not necessarily practical and it is necessary to fill the gap between the present ULSI and the nanodevices. At this stage, the nanodevice is just a subject of the research. The quantum and single electron effects are troublesome in practical ULSI because they degrade the device performance and often increase fluctuations of device characteristics. As a step to overcome this problem, researchers have been trying to utilize the quantum and single electron effects positively in ULSI to improve the performance. The final step will be the realization of silicon nanodevices that fully utilized the quantum and single electron effects.

There have also been outstanding developments in the optoelectronics and photonics area in last decade. One of the major inventions is the development of nitride based LEDs and lasers. Using InGaN quantum-well (QW) structures on sapphire substrates, Japanese researchers were able to obtain the LEDs emitting ultraviolet (UV), blue, green, amber and red light. More recently, they obtained high quality GaN films on sapphire substrate using lateral epitaxial overgrowth (LEO) techniques. The recent device structures were grown on top of this thick LEO GaN films. A violet InGaN multi-quantum-well (MQW)/GaN/AlGaN separate-confinement-heterostructure laser diode (LD) grown on the LEO GaN on sapphire showed low threshold current density, high output power, and estimated lifetime of ~3,000 ours.

Other than the success of nitrides, the optoelectronics and photonics business has been grown at a considerable rate. One of the most important photonics business is the optical telecommunications. The rapid development of erbium-doped fiber amplifiers has changed the concept of fiber telecommunications significantly. Soon we will discuss long-distance signal transmission systems that can cover thousands of kilometers without using regenerative repeater stations. Erbium-doped fiber amplifiers, when used in conjunction with soliton pulses, can bridge oceans in high-bit-rate transmissions. Interconnections within integrated circuits may also adopt the optical route soon. In fact, the major impact of photonic technology in this information age of the 1990s may be increased optical means of information processing and data transmission. The trend will soon spill over into both the home and business. Local area networks (LANs) have exploited the use of synchronous optical networks (SONETs) to take advantage of the high speed and broad bandwidth of optical signaling services. More and more devices will be designed using photons as signal carriers. This is only the beginning. New developments arise daily including high speed optoelectronic devices. Ultrafast optoelectronic devices will be a key to the development of telecommunication systems exhibiting a throughput beyond 1 Tb/s. Semiconductors-based optoelectronic devices are aiming for the operation in the sub-picosecond and femtosecond time domain. These ultrafast devices will greatly increase the capacity of current telecommunication systems.

Other major developments in optoelectronics in the last decades include quantum cascade lasers, nanocavity lasers, quantum well-infrared photodetectors, mid to long wavelength infrared lasers, and uncooled photodetectors. Even though their commercial market is not big at the moment, their potential application is huge in the future.

Although most developments in the last decades relied on the conventional material systems, the researchers have been continuously pursuing the new material systems. Carbon nanotubes are one of the new systems that showed the feasible applications for flat panel display, memory devices, and electrodes. GaN is one of the good example that revolutionized the world of blue and UV business in 1990s. For the integration of optical, mechanical, chemical, biological, and electrical signal processing on the same chip, the technology of integrating various semiconductors with Si becomes the corner stone for the new generation ICs. To overcome the problems of current conventional flip-chip bonding technologies, people have been actively seeking new material integration technologies that are more versatile and scalable than the current technologies including wafer bonding and compliant substrates.

As the electronic devices are trying to achieve the lower dimension, less power consumption, and high speed, the physics governing these advanced devices should be studied. As we approach the nanometer scale, the electronic levels are quantized and quantum effects are always coming into play. So quantum physics should be applied to the understanding of the device behavior. In these novel devices, the classical theory describing the conventional electronic devices might fail to explain the behaviors. In the last decades, physicists have developed various tools to better explain the device behaviors. They were used in evaluating the performance of novel devices such as quantum cascade lasers, type-II superlattice lasers, and quantum dot lasers. These developed physics has also been used to develop the concepts for the new devices.

Through this article, we have discussed the recent advances in various fields of modern electronic and optoelectronic devices. The major direction in electronics in the 1990s can be characterized by the nanoscale, giga to terahertz operation, and very low power consumption. And these developments required the utilization of advanced physics, device processing and characterization technologies. Various new novel material systems have also been researched. These approaches have greatly improved the performance of the electronic devices and it is being continued. These electronic devices will further improve the level of human life as they did before.

## **Quantum Nanostructures and Their Potential for Infrared and Terahertz Applications**

Sakaki

The Abstract is not available.

## **Emerging Trends in Semiconductor and Nanoscience Research**

**R.J. Trew**

**Director of Research  
ODUSD(S&T)  
U.S. Department of Defense  
Arlington, VA**

The Department of Defense invests about \$1.1B annually into basic research, with the majority of these funds supporting research performed at academic institutions. The basic research program is implemented through the Services' core programs and the University Research Initiative (URI), which is managed by the Research Office in the Office of the Deputy Under Secretary of Defense for Science and Technology. The URI includes a variety of programs such as the Multi-Disciplinary University Research Initiative (MURI), the Defense University Research Instrumentation Program (DURIP), the Presidential Early Career Awards in Science and Engineering (PECASE), and several other programs. These programs are executed through the Services' research offices, with management oversight by the DUSD(S&T) Research Office. The basic research program provides support for long term research in areas of interest for future military systems as described in the Basic Research Plan (BRP) published by Office of the Secretary of Defense.

In this presentation the structure and management of the DoD basic research program will be described. DoD support for academic research will be placed in a historical perspective and factors influencing funding and program development will be presented. Emerging topic areas of interest in semiconductor materials and devices research will be discussed. There is a shift in emphasis in DoD support for long range materials and electronics research and support programs are becoming increasingly focused upon nanoscience and nanotechnology topics. Advances in understanding fundamental physics and engineering on the nanoscale are viewed as critical to development of next generation devices and systems. Progress in nanotechnology is enabled by remarkable success in semiconductor materials growth technology, nanoscale patterning resolution, and device fabrication technology. It is now possible to fabricate, literally atom-by-atom, semiconductor materials that do not exist in nature and with properties that are near ideal for application in electronic and optical applications. These materials are being used to fabricate devices that may have operational characteristics orders of magnitude beyond the capability of current devices. This research is expected to provide the basis for next generation systems. DoD interests and related program support for work in these areas will be discussed.

## Nitride-Based LEDs and Lasers

Shuji Nakamura

Department of Research and Development

Nichia Chemical Industries, Ltd.

491 Oka, Kaminaka, Anan, Tokushima 774-8601, Japan

Highly efficient light-emitting diodes (LEDs) emitting ultraviolet (UV), blue, green, amber and red light have been obtained through the use of InGaN quantum-well (QW) active layers instead of GaN QW active layers [1]. Red LEDs with an emission wavelength of 675 nm, whose emission energy was almost equal to the band-gap energy of InN, were fabricated. The dependence of the emission wavelength of the red LED on the current (blueshift) is dominated by both the band-filling effect of the localized energy states and the screening effect of the piezoelectric field. In the red LEDs, a phase separation of the InGaN layer was clearly observed in the emission spectra, in which blue and red emission peaks appeared. In terms of the temperature dependence of the LEDs, InGaN LEDs are superior to the conventional red and amber LEDs due to a large band offset between the active and cladding layers. The localized energy states caused by In composition fluctuation in the InGaN active layer contribute to the high efficiency of the InGaN-based emitting devices, in spite of the large number of threading dislocations and a large effect of the piezoelectric field [2].

A 4-&micro;m-thick GaN layer was grown on a (0001) C-face sapphire substrate with an off-angle of 0.2 degrees toward <1-100. The off-angle sapphire substrate was used to obtain a step growth surface of GaN. After the growth, the silicon dioxide (SiO<sub>2</sub>) mask was patterned to form 3-&micro;m-wide stripe windows with a periodicity of 10 &micro;m in the GaN <1-100 direction. Next, a 4-&micro;m-thick GaN layer of the window region was etched out by dry etching until the sapphire substrate appeared. After removing the SiO<sub>2</sub> mask, the GaN growth was performed again on these rectangular GaN films. In this growth process, the growth rate of the GaN initiated from the etched surface of both sides was much faster than that from the top surface of each rectangular GaN film. Thus, following 20-&micro;m-thick GaN growth, the coalescence of the GaN from both sides of the rectangular GaN made it possible to achieve a flat GaN surface over the entire substrate. There was no GaN growth directly from the etched surface of the sapphire substrate. The defect density of the epitaxially laterally overgrown region, as determined by plan-view transmission electron microscopy (TEM), on the etched region of the underlayer GaN with a width of 7 &micro;m, was lower than 1x10<sup>6</sup> cm<sup>-2</sup>. The defect density on the un-etched region was on the order of 1x10<sup>10</sup> cm<sup>-2</sup>. This coalesced GaN is referred to as epitaxially laterally overgrown GaN (ELOG). A violet InGaN multi-quantum-well (MQW)/GaN/AlGaN separate-confinement-heterostructure laser diode (LD) was grown on the ELOG on sapphire [3]. The threshold current density was 2-4 kA/cm<sup>2</sup>. The LDs with cleaved mirror facets showed an output power as high as 30 mW under room-temperature continuous-wave (CW) operation. The stable fundamental transverse mode in the near-field patterns was observed at an output power up to 30 mW. The lifetime of the LDs at a constant output power of 5 mW was more than 1,000 hours under CW operation at an ambient temperature of 50°C. The estimated lifetime was approximately 3,000 hours under these high-power and high-temperature operating conditions.

### References

- [1] S. Nakamura and G. Fasol: *The Blue Laser Diode*, 1st ed. (Springer-Verlag, Heidelberg, 1997).
- [2] S. Nakamura: *Science* 281 (1998) 956.
- [3] S. Nakamura, M. Senoh, S. Nagahama, T. Matsushita, H. Kiyoku, Y. Sugimoto, T. Kozaki, H. Umemoto, M. Sano, and T. Mukai: *Jpn. J. Appl. Phys.* (in press).

**ULSI-1**

## **History of non Von-Neumann and parallel computation algorithms**

Yoichi Muraoka

Dept. of Information and Computer Science  
Waseda University  
3-4-1 Okubo, Shinjuku, Tokyo, Japan

In this talk, I would like to review the history briefly, and put more emphasis on the future. The modern history of parallel computation started from ILLIAC-IV. But we had to wait until very recently to see fully successful systems. Among many important reasons for this to happen, we cannot ignore the advancement of microprocessor technologies. We will present the status of the current art, and discuss the technical issues to be solved from the computer architecture's standpoint, including the latency hiding problem. Then we will discuss our vision of the future. Among many possibilities, we would like to introduce a Petaflop computer project to build a future high-end system.

## Frontiers in electronic noise: from submicron to nano structures

Lino Reggiani (a), C. Pennetta (a), J.C. Vaissiere (b), L.Varani (b), V. Gruzhinskis (c), A. Reklaitis (c), P. Shiktorov (c), E.Starikov (c), T. Gonzalez (d), J. Mateos (d), D. Pardo (d); O.Bulashenko (e)

(a) Dipartimento di Scienza dei Materiali Universita' di Lecce, Italy;

(b) Universite' de Montpellier Montpellier, France;

(c) Semiconductor Physics Institute Vilnius, Lithuania;

(d) University of Salamanca Salamanca, Spain;

(e) University of Barcelona Barcelona, Spain.

Noise is a key feature of any electronic device because it gives the intrinsic limit of the performance through the signal-to-noise ratio figure of merit. However, besides hindering the signal detection, noise is also a relevant probe of the microscopic phenomena at hand thus providing information not otherwise available from the study of average quantities, like conductance. When moving toward nanostructures new phenomena have been found to arise and innovative concepts should be introduced.

As a result of an international scientific collaboration carried out in recent years among several European groups, below we summarize what we consider to be the main issues to be addressed and which in our opinion deserve to be presented and discussed at this workshop.

Shot noise and its deviation from the Poissonian statistics of independent current pulses, the so-called suppressed and enhanced shot-noise regimes.

Shot noise as detector of the quantum of charge responsible of transport (integer and fractional).

Generalization of the impedance field method to include non- local effects in the analysis of current and voltage spectral densities of non-homogeneous structures in the deep sub-micron range.

Noise spectra: what can we expect from its analysis.

Which theoretical formalism is better appropriate to study noise.

Most of the above items are at present still controversial issues, once for all the supposed universality of the 1/3 shot-noise suppression factor in disordered conductors.

### References:

A. Reklaitis and L. Reggiani, "Monte Carlo study of shot-noise suppression", *J. Appl. Phys.* 82, 3161-3163 (1997).

E. Starikov, P. Shiktorov, V. Gruzhinskis, L. Varani, J.C. Vaissiere, J.P. Nougier, T. Gonzalez, J. Mateos, D. Pardo and L. Reggiani, "Transfer impedance calculations of electronic noise in two-terminal semiconductor structures" *J. Appl. Phys.* 83, 2052-2066 (1998).

T. Gonzalez, O.M. Bulashenko, J. Mateos, D. Pardo, L. Reggiani and J.M. Rubi, "Universality of the 1/3 shot-noise suppression factor in nondegenerate diffusive conductors", *Phys. Rev. Lett.* 80, 2901- 2904 (1998).

### Corresponding Author:

Prof Lino REGGIANI

## **Innovative Integration based on Silicon-Core Technologies for Sensor and Communications Applications**

T. Nagatsuma, K. Machida, H. Ishii,  
N. Sahri, M. Shinagawa, H. Kyuragi, and J. Yamada

NTT Telecommunications Energy Laboratories,  
3-1 Morinosato Wakamiya  
Atsugi, Kanagawa 243-0198, Japan

Silicon-based ULSI technology has given rise to dramatic progress in computers and telecommunications, bringing them much closer to cost-effective consumer electronics. As we approach the 21st century, it is essential to develop low-cost and low-energy-consumption components and systems by taking full advantage of today's established leading-edge semiconductor technologies, which provide both economic and ecological benefits. This paper presents an innovative system integration scheme wherein heterogeneous materials and devices, including photonic devices as well as electronics, are organically integrated on a silicon-core circuitry to achieve better performance, higher functionality and lower cost. First, state-of-the-art silicon-based technologies (such as low-power CMOS digital/analog circuits [1], micro-machined switches and high-performance optical/electrical interconnects) are reviewed. Then, after a discussion of the main issues in heterogeneous integration schemes, the application of this new approach to an integrated fingerprint sensor/identifier [2], and a photonic receiver/transmitter for future millimeter-wave measurement and communication systems [3] is described.

### **References**

- [1] T. Douseki and J. Yamada, Extended Abstracts of SSDM, September, 1998, pp. 308-309.
- [2] S. Shigematsu, H. Morimura, Y. Tanabe, and K. Machida, ISSCC Digest of Technical Papers, February, 1999, pp. 138-139.
- [3] T. Nagatsuma, N. Sahri, M. Yaita, T. Ishibashi, N. Shimizu, and K. Sato, Technical Digest of Microwave Photonics, October, 1998, pp. 5-8.

## **The DRAM Odyssey: from Kilobits to Gigabytes and beyond**

Hee-Gook Lee

LG Semicon Co., Ltd. 1, Hyangjeong-dong, Hungduk-gu  
Cheongju-si, 361-480, Korea

Since the invention of 1K DRAM in 1970, the DRAM industry has grown rapidly to become a \$16 billion global industry in 1998. During the last decade, the total DRAM bits produced world-wide have increased a steady 55% to 70% per year, even in times of severe business difficulties, and the price of a DRAM bit has been reduced to 1/100 of what it was 10 years ago. The factors that have enabled such phenomenal developments are: technological advancements and breakthroughs that resulted in improved circuit performance and reduction in manufacturing costs, the popularity of new PC operating systems and many software applications that require larger memory than their predecessors, strong growth of PC industry, and the competition in this commodity business by many companies which accelerated the pace of new technology developments.

As the society becomes more and more information and knowledge based, the capability to produce, modify, transfer, store and retrieve large amount of information is highly crucial in all aspects of the society. DRAM is currently a major technology for the systems contributing to such needs. Due to the explosive growth of Internet based activities, PC or PC-like information appliances will become ubiquitous, and the growth of DRAM industry, however cyclical, will very likely be continued for many years to come.

From technological aspects, the silicon VLSI technology has evolved steadily, a trend forecasted and updated in the SIA technology roadmap. The adoption of new technology and shrink technology would be unavoidable if justified by the economics. The challenges we face in the development of shrink technology are by no means trivial; however, the advancements suggested in the SIA technology roadmap for the next decade will most likely be realized. Therefore, we expect to see production of 16 Gigabit DRAM chips using sub-0.1um technology before the year 2010. New process technologies on the horizon will be discussed in this paper.

The business question is: what applications will justify the costly development and production of such large DRAMs in big volume that may require multi-billion dollar facilities. Based on our familiarity of PC's with 64Mega Bytes of main memory today, it is hard to envision why we would need two or more Giga Bytes of main memory--provided by a single 16 Gigabit chip--for an average PC. On the other hand, we remember the PC of 15 years ago, when 256 kilobytes of main memory--1/256 of today's PC--was regarded adequate! We should never underestimate the strong appetite for ever larger memory capacity in new computer applications.

On the other hand, it is also quite possible to see many new inventions of some popular digital boxes that need smaller DRAM capacity than can be provided by multi-gigabit technology. Further the high-bandwidth performance advantage of putting DRAM and logic on one chip may generate more demand of Embedded DRAM technology in the future. The technology and cost issues which prohibit today's Embedded DRAM business from growing more rapidly will have to be solved in the next decade.

Looking back the past of global DRAM industry, we see many exciting turns of events in both technological as well as business aspects. Armed with all the wisdom from history, however, predicting the future of DRAM industry is still illusive. So comes the title of this presentation: the DRAM Odyssey, to be continued into the next decade.

## **Ultimate MOSFETs on SOI: Ultra Thin, Single Gate, Double Gate or Ground Plane**

Sorin Cristoloveanu, Thomas Ernst, Daniela Munteanu, and Thierry Ouisse

Laboratoire de Physique des Composants a Semiconducteurs  
ENSERG, BP 257, 38016 Grenoble Cedex 1, France

The Silicon On Insulator (SOI) technology has become rather mature and attracts industrial interest for many applications, including low-power/low-voltage, high frequency, and high temperature circuits. In addition, SOI MOSFETs show enhanced tolerance to short-channel effects, being capable of extending the frontiers of the silicon-based transistors. However, several problems, such as the series resistance, film thickness control, fringing fields, etc have still to be solved. In this work, we consider and compare various innovative architectures for sub-0.1 $\mu$ m fully-depleted SOI MOSFETs.

Conventional single-gate SOI MOSFET. The scalability of this device is discussed as a function of doping and thickness fluctuations. We analyze the effect of the buried oxide thickness and various gate materials as well as the role of elevated source and drain.

Extremely thin SOI MOSFET. Although the normal device thickness is considered to be in the range 20-50 nm, the current technology is already capable of producing much thinner transistors 1-5 nm thick. We investigate the thickness-related effects on carrier mobility, threshold voltage, subthreshold swing, and interface defects. The advantage of the special carrier confinement is discussed based on the coupling of Poisson and Schrodinger equations. Preliminary experiments in 1-nm thick transistors show that the ID(VG) characteristics are still MOS-like and well behaved.

Double-gate SOI MOSFET. These transistors have either two gates biased simultaneously or one surrounded gate. They take advantage of the concept of volume inversion which offers additional current, enhanced transconductance, and attenuated short-channel effects. The practical manufacturability of this structure is also examined.

Ground-plane SOI MOSFET. A compromise between single-gate and double-gate MOSFETs is the use of a ground-plane, located underneath a thin buried oxide or within a thick buried oxide. Numerical simulations indicate that the drain-induced barrier lowering (DIBL) is drastically reduced in short-channels due to the attenuation of the fringing fields within and underneath the buried oxide.

Dynamic-threshold SOI MOSFET. This device has the transistor body internally connected to the gate or to the drain. A nearly ideal coupling develops between the gate voltage and the channel for the benefit of fast, low-voltage integrated circuits. The performance and limitations of DT-MOSFETs are critically explored.

The discussion of the above structures is based on simulation results, physics-based models, and exhaustive experimental data obtained on preliminary devices.

## **ULSI - 2**

## Limitations of (and off) the SIA Roadmap Trends

Robert R. Doering

Texas Instruments, Inc  
P.O. Box 650311, MS 3730

Since 1992, the SIA has sponsored a process for building consensus on the principal R&D needs of the silicon microelectronics industry out to a 15-year horizon. The outcome of this process is a "Technology Roadmap for Semiconductors," which has most recently been updated through the 1998 revision. Currently, work on the 1999 edition is in progress, and it will be the first version with full international participation (from the U.S., Europe, Japan, Korea, and Taiwan).

The basic premise of the Roadmap is that continued scaling of microelectronics will further reduce the cost per function (historically, ~25%/year) and promote market growth for integrated circuits (averaging ~15%/year). Thus, the Roadmap is put together in the spirit of a challenge -- essentially: "What technical capabilities need to be developed for us to stay on Moore's Law?" During the 1980s and '90s, this challenge has become so formidable that more and more of the development effort has been shared in a precompetitive environment including consortia and collaboration with suppliers. In this process, the Roadmap serves as a guide to the principal technology needs. It does this in two ways: (1) showing the relatively near-term "targets" that need to be met by "technology solutions" currently under development, and (2) indicating where there are no "known (reasonable confidence) solutions" to continued scaling in some aspect of the semiconductor technology. This latter situation is highlighted as "red" on the Roadmap. The "red" is officially "on" the Roadmap to clearly warn where scaling might end if some real breakthroughs aren't achieved in the future. Such breakthroughs would result in the "red" turning to "yellow" and, ultimately, "black" in future editions. Thus, a very conservative interpretation of the utility of the Roadmap would view parameters in the "red" as effectively "beyond" or "off" the Roadmap.

The primary barriers to continued scaling of CMOS technology are currently seen as resulting from limitations in lithography, gate dielectrics, and interconnects. In each case, there are precompetitive R&D programs responding to the associated "red" on the Roadmap. In optical lithography, moving to the next shorter wavelength (193 nm) is beginning to allow the IC industry to continue Moore's Law for another few years, through scaling down to at least the 130-nm "technology node." International SEMATECH has already begun a program in support of 157-nm lithography as a possible bridge to either EUV or SCALPEL as the "Next Generation Lithography," beyond which another solution (perhaps AFM-based lithography) will need to be developed as we approach 10-nm feature sizes. At the same time, the SRC and SEMATECH are jointly supporting university research on new high-K gate dielectric materials which may enable tunneling to be overcome in high-performance, very short-channel MOSFETs. For the next few years, the interconnect RC time constants with copper metallization and "low-K" inter-metal dielectrics will help keep pace with the decreasing gate delays of the transistors. However, as we continue to scale-down the feature size, the SIA and its partner sponsors are looking to the MARCO Focus Centers in Interconnect and Circuit Design for new paradigms in providing higher performance (i.e., circuit speed) and lower power.

Even before we move beyond the horizon of the current Roadmap into "nanoelectronics," the most significant challenge may be in reducing the growth of capital cost associated with manufacturing integrated circuits, which many people feel will be more limiting than any purely technical barrier to continued device scaling and/or perpetuation of Moore's Law. A new manufacturing approach could represent "partial change," such as resulting from the aforementioned AFM-based lithography; or, it could be "sweeping," such as the final conjecture in an article written in 1997 on the "Future of Microelectronics" [1]. The last part of this article speculates on a far-future vision of eventually manufacturing nanoelectronics very cheaply using "DNA and enzymes" (or whatever the appropriate "biotechnology" might be) to perform the processing in a "beaker" rather than in the many separate multi-million dollar tools that we use for discrete process steps today. Although we are presently a long way from such a vision, initial collaborative efforts now underway are likely to germinate new projects which fundamentally influence future nano/bio/electronics technology.

From the general perspective of what is today "the IC industry," the goal of any "integrated nanotechnology R&D strategy" should be to work toward low-cost, flexible manufacturing of the widest possible range of useful "atomically perfect" nanostructures. Of course, there are many intermediate steps/areas that one might envision. For example, a few suggestions for fairly broad-area interdisci-

plinary research are:

- (1) Should commercial-scale nanofabrication be based on "wet" or "dry" processing?
- (2) How should nanofabrication be "controlled"? For example,
  - (a) Is it feasible to "program" DNA (or another type of molecular template) to control nanofabrication?
  - (b) Should nanostructures be manufactured by "self-replication"? or
  - (c) Is some other form of "self-assembly" practical?
- (3) Investigate the applicability of biochemical mechanisms to the fabrication of inorganic structures (e.g., metal lines on Si/SiO<sub>2</sub> substrates), especially those normally made with relatively high-temperature processes. Can some form of "catalysis" substitute for the high energy?
- (4) Investigate "growth, placement, and connection/integration" of nanotubes with controlled properties (e.g., helicity, electrical conductivity) made from carbon, boron nitride, and other materials. Note that nanotubes could eventually become the "key link" between semiconductor technology and biotechnology.

Hopefully, the R&D synergy between nanoelectronics and biochemistry as elements of "nanotechnology" will continue to grow for many years and ultimately lead to very fundamental and exciting changes in society.

#### REFERENCES

- [1] "The Future of Microelectronics," by Pallab K. Chatterjee and Robert R. Doering, Proceedings of the IEEE, vol. 86, no. 1, January, 1998.

## To fill the gap between Si-ULSI and nanodevices

Toshiro Hiramoto

VLSI Design and Education Center, University of Tokyo  
Institute of Industrial Science, University of Tokyo  
7-22-1 Roppongi, Minato-ku, Tokyo 106-8558, Japan

Recently, silicon-related nanodevices have attracted considerable attention for future low power and functional ULSI devices. The nanodevice is defined in this study as a device that utilizes new physical phenomena in nanostructures such as quantum effects and single electron charging effects. However, these nanodevices are not necessarily practical and it seems that the more the research of nanodevices advances, the more the gap between the present ULSI and nanodevices is widened.

There would be three phases in the development of silicon nanodevices. In the initial phase where we are now, the nanodevice is just a subject of the research. Quantum devices are single electron transistors are fabricated and evaluated. On the other hand, the quantum and single electron effects are troublesome in practical ULSI because they degrade the device performance and often increase fluctuations of device characteristics. These effects should be studied to avoid the unfavorable influences. In this phase, however, the gap between the ULSI and nanodevices would not be filled.

In order to fill the gap, we have to enter the second phase where the quantum and single electron effects are positively utilized in ULSI to improve the performance and break the scaling limit. Although the present ULSI has lots of serious problems, new physical phenomena in nanostructures have a potential of solving a part of them. The favorable influences include small size and high endurance of single electron memory cells [1], the mobility enhancement by the subband control, suppression of device fluctuations by single electron charging effects, and the fine tuning of ULSI device parameters using memory effects. We have already proposed the control and tuning of silicon nanodevices using a memory effect by silicon floating nano-crystals [2], which will be also applicable to ULSI devices.

The final phase is the realization of silicon nanodevices that fully utilized the quantum and single electron effects. This would be the final target of the research of silicon nanodevices. However, the most critical and important phase is the second one, in which the ULSI devices and nanodevices are merged. When we reach the second phase, the paradigm of the way of scaling ULSI devices will be changed, and that would be the final goal of the research of ULSI devices.

### References

- [1] Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, *J. Appl. Phys.* 84, 2358 (1998).
- [2] H. Ishikuro and T. Hiramoto, *IEDM Tech. Dig.* p. 119, 1998.

## **Present status and Future Trend of Asian Semiconductor Industry**

C. Y. Chang

National Chiao Tung University  
Hsinchu, Taiwan

The present status and future trend toward the year 2010 of Asian Semiconductor industry is still in rapid growth. The major players are Japan, Korea, Taiwan, China and Singapore. Among them, Taiwan is the fastest-growing country. Taiwan has a strong demand for I. C. because of her NO.1 in P. C. manufacturing capability. Japan is still the leader and the major technology driver. Korea will still keep No. 1 in DRAM manufacturing. Taiwan is No. 1 in foundry service. The enterprise infrastructure is vertically disintegrated but corporative, which is dynamic, flexible and quick responsive. China has a hung market of 3C. No.1 in TV production. Singapore is an excellent bridge between Europe, US. and Asian. Hong Kong has a promising future of software and EDA development business. The rest of Asia has a tremendous opportunity of software development and export processing. The strategies for entrepreneurship and R & D development in the coming decades will be addressed. Getting away from 1998's south East Asia economic crisis, the whole Asia will have a bright future in Semiconductor industries and entrepreneurship.

## Layered Tunnel Barriers for ULSI Applications

Konstantin Likharev

State University of New York at Stony Brook

I will discuss the recent suggestion [1] to use layered tunnel barriers for a radical speed-up of read/erase processes in floating-gate devices. Preliminary calculations indicate that these barriers may be used for the implementation of nonvolatile random-access memories with integration scale up to 16Tb, even denser hybrid SET/FET memories [2], and electrostatic data storage systems with recording density up to 1 Tb/in<sup>2</sup>. As a by-product, resonant Fowler-Nordheim electron emission from layered barrier cathodes may open a way to chip cooling all the way down to 10 Kelvin, which would allow to integrate ultrafast RSFQ logic circuits into digital systems, without liquid coolants or moving parts.

### References

- [1] K.K. Likharev, Appl. Phys. Lett. vol. 73, pp. 2137-2139, Oct. 1998.
- [2] K.K. Likharev and A.N. Korotkov, in Proc. of ISDRS'95, pp. 355-358.

## Vertically Integrated Structures for high density SRAM

Marco Mastrapasqua, Phil W. Diodato  
Bell Labs, Lucent Technologies Murray Hill, NJ 07974 USA

Gerhard Hobler  
Institute of Solid State Electronics, Univ. of Technology, A-1040 Vienna, Austria

Enrico Sangiorgi  
DIEGM, University of Udine, Udine, I33100 Italy

Static random access memory (SRAM) cells are commonly used as embedded memory because they are fast, dissipate low power, and are easy to use since they do not require the overhead circuitry of DRAM or flash EPROM. The main disadvantage of SRAM is the large cell size (six transistors per cell compared to only one transistor and one capacitor for DRAM). One viable approach to decrease the SRAM cell size is vertical integration, as is the case of polysilicon load resistors and thin film p-MOSFET loads fabricated on top of the bulk n-MOSFETs.

In this talk we will present a novel approach to the vertical integration of SRAM, which combines the self-aligned nature of the MOSFET process with a relative small number of process steps.

A schematic circuit representation of a six-transistor SRAM is sketched in Fig. 1. Notice that the common drain of the left inverter D1 is connected to the common gate of the right inverter G2 and vice versa. Normally such a connection is made with a metal via contacting the drain and the gate polysilicon. A much more compact arrangement can be achieved by building two transistors on opposite sides of the gate oxide, as shown for the n-type drive transistors M1 and M2 in Fig. 2. In this vertical integration scheme, the connection between the drain of one transistor and the gate of the other is not necessary because the drain replaces and acts as the gate of the other transistor.

Given the SRAM circuit connections, the same vertical integration scheme of Fig. 2 can be adopted for the two p-type load transistors M3 and M4. Eliminating the drain-to-gate connections combined with the vertical integration structure will definitely reduce the cell size. Likewise, other combination of n-MOSFETs and p-MOSFETs are considered.

We will discuss two major problems facing the practical realization of the structure sketched in Fig. 2, i.e. the epitaxy of the multilayer structure and the realization of the necessary doping profiles.

As for this latter issue, we will propose the use of a single implant mask to self align the source and drain of the bottom transistor with the drain of the top one, which is essential for the correct operation of the vertical structure. Moreover, the n+ layers in both the epi-Si and the bulk-Si should have high concentrations at the Si/SiO<sub>2</sub> interface, while keeping the concentrations of n-type dopant at the opposite side of the oxide negligible. We will show by Monte Carlo process simulation that both conditions can be obtained by channeling implantation along <110 directions.

Using 2D drift-diffusion simulations, we will show the static and dynamic characteristics of the proposed vertical SRAM cell. The results indicate that the cell functionality is demonstrated and that the symmetrical behavior can be obtained by leveraging on doping engineering optimization.




Figure 1. Schematic representation of a CMOS SRAM cell.




Figure 2. Schematic representation of the vertical integration of the two nMOS (M1 and M2) of Fig. 1. The shaded area is a gate oxide separating the two channels. The drain of the M1 transistor, D<sub>1</sub>, acts as the gate of M2; while the drain of the M2 transistor, D<sub>2</sub>, acts as the gate of M1.

## **OPTOELECTRONICS AND PHOTONICS-I**

## Photonic Band-Gap Lasers and Nanocavities

A. Scherer, O. Painter, R. Lee, J. Vuckovic, A. Yariv, J. O'Brien\*

Electrical Engineering and Applied Physics  
Caltech  
Pasadena, CA 91125

We demonstrate a new nanocavity laser formed from a single defect in a two-dimensional photonic crystal fabricated into InGaAsP quantum well active material. The optical microcavity forms a mode volume of only 0.3 cubic wavelengths, the smallest reported laser cavity to date. Pulsed lasing has been observed at a wavelength of 1.5 microns at 150 K. We also describe the design and performance of this design and larger room temperature laser cavities.

\* Electrical Engineering, University of Southern California

## **Progress in Femtosecond Semiconductor Optoelectronic Devices**

Osamu WADA

FESTA Laboratories,  
The Femtosecond Technology Research Association (FESTA)  
5-5 Tokodai, Tsukuba 300-2635, Japan

Ultrafast optoelectronic devices will be a key to the development of telecommunication systems exhibiting a throughput beyond 1 Tb/s. This talk describes the recent progress in semiconductors-based optoelectronic devices for the operation in the sub-picosecond and femtosecond time domain, focusing on the work being carried out in the Femtosecond Technology project. Present status and prospects of ultrashort-pulse light sources and ultrafast all-optical switches are discussed. Recent monolithic mode-locked semiconductor lasers have exhibited a high (200 GHz) repetition rate and a ultrashort (500 fs) pulse width. A variety of ultrafast phenomena and device structures are being studied for ultrafast all-optical switches. They include ultrafast electron spin relaxation and intersubband transition in multi-quantum well (MQW) structures. A different approach using Mach-Zehnder interferometer switch structure has shown femtosecond operation. Prospects of new semiconductor materials and devices including nanostructures and quantum wires and dots are discussed in view of the femtosecond applications.

## **Quantum Cascade Lasers**

Sirtori

The Abstract is not available

## **Nano-Optoelectronics In Technology Roadmap**

**Yasuhiro Arakawa**

**Research Center for Advanced Science and technology**

**University of Tokyo**

**Komaba, Meguro-ku, Tokyo 153-0041 Japan**

With the dramatic success of communication & computer technologies, information industries has been growing on a global scale. In the 21st century, the role of electronics, computer, and communication technologies will be more important for the contribution to human society. To accelerate the progress of such technologies, both market-based free competition and strong leadership conducted by the government are indispensable.

In this paper, we discuss an impact of nano-technologies and nano-optodevices on the info-com society in the 21st century on the basis of the technology roadmap for optoelectronics. The technology roadmap has been drawn for telecommunications, data storage, and display technologies made by the Optoelectronic Industry and Technology Development Association (OITDA) in Japan since 1996. One of key messages of the roadmap is that nanodevices, such as quantum dot lasers and all-optical switching devices, are targeted technologies.

We also discuss our recent research progress on nitride VCSELs and quantum dot lasers and single quantum dot near-field spectroscopy.

## High Speed Resonant-Cavity InGaAs/InAlAs Avalanche Photodiodes

J. C. Campbell, H. Nie, C. Lenox, G. Kinsey, P. Yuan, A. L. Holmes, Jr., and B. G. Streetman,

University of Texas at Austin  
Austin, Texas 78712

The evolution of long-haul optical fiber telecommunications systems to bit rates greater than 10 GB/s has created a need for avalanche photodiodes (APDs) with higher bandwidths and higher gain-bandwidth products than are currently available. It is also desirable to maintain good quantum efficiency and low excess noise. At present, the best performance (13dB ~ 15 GHz at low gain and gain-bandwidth product ~ 150 GHz) has been achieved by AlInAs/InGaAs(P) multiple quantum well (MQW) APDs. Previously, we have demonstrated a record bandwidth (33 GHz at low gain) and gain-bandwidth product (290 GHz) using an AlGaAs/GaAs/InGaAs resonant-cavity APD with separate absorption, charge and multiplication (SACM) regions[1]. While these APDs also achieved a high external quantum efficiency of ~70% and low multiplication noise ( $k < 0.3$ ), the spectral response was limited to the wavelength range near  $\sim 0.9$   $\mu$ m which, in turn, restricted their use for long-haul high-bit-rate systems. Recently, we have extended this work to wavelengths near 1.55  $\mu$ m with a resonant-cavity InAlAs/InGaAs APD. A unity-gain bandwidth of 24 GHz and a gain-bandwidth-product of 290 GHz were achieved. These are both the highest reported values for APDs operating at 1.55  $\mu$ m.

The APDs that have been widely deployed for high-bit-rate optical fiber systems utilize an In0.53Ga0.47As absorption region with InP as the multiplication region. However, the gain-bandwidth-product and unity-gain bandwidth, which are typically below 100 GHz and 6-8 GHz, respectively, for commercially available devices, are both insufficient for 10 GB/s applications. In addition, the multiplication noise is characterized by a  $k$  value of ~0.5. The low gain-bandwidth product and relatively high noise are due, in large part, to the fact that the electron and hole ionization rates in InP are comparable, which results in a symmetric multiplication process that exacerbates the noise and contributes to long avalanche build-up times. A number of approaches, including multiple quantum well multiplication regions, have been investigated to improve the noise characteristics and frequency performance of APDs [2]. Recently, we have reported that APDs with very thin In0.52Al0.48As multiplication regions exhibit lower multiplication noise than would be predicted by conventional noise theories. The resonant-cavity SACM APDs described in this talk utilize a 200 nm-thick InAlAs multiplication region and have exhibited very low multiplication noise ( $k = 0.18$ ). The excellent noise performance will be discussed in terms of a new theory that utilizes history-dependent ionization coefficients[4]. For 170  $\mu$ m-diameter mesa-isolated devices, the dark current was <5nA biased at 90% of breakdown. The spectral response shows the peak quantum efficiency was ~70% at unity-gain bias. For devices with a 200 nm-thick InAlAs multiplication region and a 150 nm InAlAs charge layer, a gain-bandwidth of 290 GHz was achieved, which is in good agreement with simulations. These devices also show a unity-gain bandwidth of 24 GHz.

[1] H. Nie, K.A Anselm, C. Lenox, P. Yuan, C. Hu, G. Kinsey, B.G Streetman, J.C Campbell, IEEE Photonics Technology Letters, Vol. 10, No. 3, pp. 409-411, 1998.

[2] K. Makita, I. Watanabe, M. Tsuji, K. Taguchi, Proc. IOOC-95, pp. 36, TuB2-1, 1995

[3] R. J. McIntyre, IEEE Trans. Electron. Dev., to be published.

## Vertical Cavity Lasers and Microresonators

Dapkus

The Abstract is not available

## **SOI and MEMs**

## Why can Smart-Cut® change the future of microelectronics

A. J. Auberton-Hervé  
President Corporate SOITEC

Smart Cut® technology offers the engineering tool to change the semiconductor material world. Based on hydrogen induced splitting and atomic bonding, very thin film of any semiconductor material can be cut and moved to a mechanical support compatible with the microelectronic. The first examples of products showing the variety of the Smart Cut® technology application are SOI (Silicon on Insulator), Silicon on quartz or Glass. In both cases a monocrystalline silicon film in the range of 100nm is transferred on a non-crystalline support. Many other use of the Smart Cut principle have been demonstrated, including 3D packaging, MEMS, or other semiconductor material than silicon as a transfer layer. However the technical interest of this technology is not the only one which justify the title of this talk. Smart Cut® provides an economical solution for large wafer size (i.e. 300mm and beyond) through the SOI approach which potentially could be cheaper than standard silicon approach.

## **Advanced Sensors and Microsystems on SOI**

**Wilfried Mokwa**

**Institute of Materials for Electrical Engineering  
Aachen University of Technology, Germany**

In the recent decade microsystem technologies have become a very important field. A lot of miniaturized sensors and microsystems based on silicon technologies have been developed and are in production now. Airbag control for example is mostly based on silicon acceleration sensors. Besides the existing products new products are emerging like drug delivery systems, labs on chip for DNA-analysis or electronic noses.

Using SOI new sensor and actuator concepts have become possible. Dielectric insulation offers new possibilities concerning mechanical, thermal or electrical behaviour. Microsensors for high temperature application including CMOS electronics are under development. This paper will give examples of pressure and acceleration sensors based on SIMOX and on bonded wafer technology. In addition examples of more complex microsystems like a retina implant system will be given.

## **Challenges in Mainstreaming SOI Technology**

**Ghavam Shahidi**

**IBM T.J. Watson Research Center**  
P.O.Box 218  
Rt 134 & Taconic Pkwy  
Yorktown Heights, NY 10598

The first microprocessor (for mainstream use) using SOI technology will be shipped in 99. This is the first application of a mainstream SOI CMOS technology that is developed and installed in manufacturing line. The main attraction of SOI technology is its performance advantage of 20-35% over bulk CMOS of the same generation (equivalent to 1-2 years of bulk CMOS). SOI also offers key advantage in power consumption. In this paper some of the key challenges in material, device, circuit, and manufacturing issues that had to be overcome, before SOI became a "mainstream" CMOS technology, are reviewed. Key results (including applications to large processors) from 0.22, 0.18 and 0.15  $\mu$ m SOI CMOS technology are presented. SOI will replace bulk Si for deep sub-micron CMOS technologies.

# Optimized Design of Subband Structure in MOS Inversion Layer for Realizing High Performance and Low Power Si MOSFET's

Shin-ichi Takagi

Advanced Semiconductor Devices Research Labs  
R&D Center, Toshiba Corporation  
8, Shinsugita-cho, Isogo-ku  
235-8522 Yokohama, Japan

Higher current drive is always a strong demand for advanced Si MOSFETs. In less than 0.1  $\mu$ m MOSFETs, however, conventional ways to increase the drain current, reduction in the channel length and/or the gate oxide thickness would be limited more and more, because of the short channel effect, the difficulty in the lithography and direct tunneling current in ultra-thin gate oxide. In addition, the severe influence of inversion-layer capacitance on low voltage operation of scaled MOSFETs requires the reduction in carrier concentration in the channel and the increase in carrier velocity, in order to reduce the power consumption. Therefore, the enhancement of inversion-layer mobility in Si MOSFETs, which leads to the significant velocity overshoot, is a quite important issue.

In this paper, an engineering scenario of the subband structure in inversion layer to enhance electron mobility in Si MOSFETs will be presented. It will be shown that a key in the design of the subband structure is to enlarge the energy difference in the subband energy of the 2-fold and the 4-fold valleys and, as a result, the electron occupancy of the 2-fold valleys. The electrical characteristics of two promising device structures, SOI MOSFETs with SOI thickness thinner than the inversion layer of bulk MOSFETs and strained-Si MOSFETs, which can realize this engineering, will be shown through theoretical calculations. The significant modulation of the subband structure in such thin SOI films will be shown to provide higher current drive than bulk MOSFETs, because of the increase in both the inversion-layer mobility and the inversion-layer capacitance. Advantages and disadvantages of these device structures will be addressed from the viewpoint of the applicability to CMOS and possible modified structures will also be discussed.

## References

- [1] S.Takagi et al., Jpn. J. Appl. Phys., vol.37 Part 1 (1998), p.1289
- [2] S.Takagi et al., Tech. Dig. of International Electron Device Meeting (1997) p.219
- [3] S.Takagi et al., Tech. Dig. of International Electron Device Meeting (1998) p.619
- [4] S.Takagi et al., J. Appl. Phys. vol. 80 (1996) p.1567

**EMERGING  
MICROELECTRONIC  
MATERIALS**

# Applications of Carbon Nanotubes and New Functional GaN Nanotubes

Young Hee Lee

Jeonbuk National University, Korea

Carbon nanotubes have been synthesized during the formation of fullerenes using arc discharge of graphite rod. Recently single-wall carbon nanotubes have been produced with very high yields by the laser vaporization of graphite powders mixed with small amount of transition metals[1]. Strong field emission from carbon nanotubes have been observed, suggesting the applicability to flat panel displays. Despite such efforts, applications to memory devices and several functional devices are still challenging. In this report, we will demonstrate that carbon nanotubes, instead of metal alloys, can be easily applied to an electrode of the secondary battery. Carbon nanotubes electrodes have several advantages over the existing metal electrodes. H storage ability and the stability of carbon nanotubes during repetition of charging and discharging will be compared to those of metals. The results will be analyzed both experimentally and theoretically by density-functional atomistic calculations.

With an advent of epitaxial growth techniques for GaN, efficient blue light-emitting InGaN has been tried for band gap engineering by varying In compositions. However, it is still difficult to grow and control high In composition due to the strain between InGaN and substrate. Therefore a new form of GaN is always desirable if possible. In this report we propose a new phase of GaN, a nanotube. Our assertion is based on the density-functional calculations[2]. We will show that GaN nanotubes are as stable as carbon nanotubes and can be synthesized under some extreme conditions. Pure boron-nitride and boron-carbon-nitride nanotubes have been successfully produced by arc discharge. The existence of BN nanotubes suggests the possibility of other nitride nanotube synthesis such as CN and GaN. The present calculations show that the strain energies, the energy costs to wrap up graphitic GaN sheets into nanotubes, are comparable with those of carbon nanotubes, ensuring again the possibility of GaN nanotube formation. Yet, the initial nucleation seeds for GaN nanotube formation will play a crucial role for growth. The band gap and the effective masses vary with the diameters, exhibiting the quantum confinement effect.

## References

- [1] A. Thess, R. Lee, P. Nikolaev, H. Dai, P. Petit, J. Robert, C. Xu, Y. H. Lee, S. G. Kim, A. G. Rinzler, D. T. Colbert, G. E. Scuseria, D. Tomanek, J. E. Fischer, and R. E. Smalley, *Science* 273, 483 (1996).
- [2] S. M. Lee, Y. H. Lee, Y. G. Hwang, J. Elsner, D. Porezag, and T. Frauenheim, *MRS Internet J. Nitride Semiconduct. Res.* 4S1, G6.3 (1999).


## A novel crystallization method of amorphous silicon

Jin Jang

Department of Physics  
Kyung Hee University  
Seoul, 130-701, Korea

A new crystallization process of amorphous silicon has been developed for low temperature, large-area electronics on glass substrate. Amorphous silicon (a-Si) was crystallized by metal induced crystallization (MIC) using a very thin-layer of Ni or Co[1-3]. The density of the metal particles on the a-Si surface was less than  $10^{18} \text{ cm}^{-2}$ . The crystallization temperature can be lowered to 380C and a high performance thin-film transistor has been developed at the process temperature of less than 450C. A large continuous grain of higher than 50um has been grown using this technique. The growth kinetics for the MIC poly-Si will be discussed with the structural and physical properties of the poly-Si films.

- 1). J. Jang, S.K. Kim, J.Y. Oh, Y.J. Choi, S.Y. Yoon and C.O. Kim, Nature 395, 481(1998).
- 2). S.Y. Yoon, J.Y. Oh, C.O. Kim, and J. Jang, J. Appl. Phys. To be published (December issue of 1998).
- 3). S.Y. Yoon, J.Y. Oh, C.O. Kim and J. Jang, J. Appl. Phys. 82, 5865(1997).



## **Heterogeneously Integrated Circuits Using Wafer Bonding and Compliant Substrate Technologies**

Yu-Hwa Lo

Cornell University  
Ithaca, NY 14853-5401  
email: "yhlo@EE.CORNELL.EDU

Mixed signal circuits represent an important trend for the development of new generation integrated circuits. In the foreseeable future, circuits will deal with not only different electronic signals (digital, analog, RF) but also non-electronic signals such as optical, mechanical, chemical and biological signals. It is expected that the entire systems that can fulfill complicated functions will be integrated on a single chip and Si will be the platform for the new circuits. However, other materials such as compound semiconductors will have to be integrated with the Si-based microelectronic circuits to provide functions that can not be achieved by silicon. The technology of integrating various semiconductors with Si becomes the corner stone for the new generation ICs. Conventional flip-chip bonding and technologies evolved from flip-chip bonding will be increasingly difficult to meet the stringent requirements for such complex heterogeneously integrated systems. Hence people are actively seeking new material integration technologies that are more versatile and scalable than the current technologies. In this talk, we will discuss several promising approaches, including wafer bonding and compliant substrates, to integrate III-V materials with Si. Optical interconnect and optical MEMS circuits will be discussed as examples and test vehicles for these new technologies.

### **Brief bio sketch of the author:**

Professor Yu-Hwa Lo received his Ph. D. in 1987 from U. C. Berkeley. He worked for Bellcore as a Member of Technical Staff before he joined the faculty of Cornell University in 1991. His research interests are in semiconductor materials, optoelectronic devices and circuits, and MEMS. He has published more than 100 journal articles and 130 conference papers and authored two book chapters. He has edited one book and several special issues including the special issue on optoelectronics technologies for the IEEE Proceedings. He has served on the technical committees for EMC, MRS meetings, IEEE LEOS conferences, OSA meetings, SPIE meetings, and many other international conferences and workshops. He holds 8 patents and has 10 applications pending. He received several teaching awards, the UC regent fellowship (1983), Lilly foundation fellowship (1996), and the outstanding paper award from the Indium Phosphide and Related Materials (IPRM) conference (1998).

## **Polarization Issues in GaN and Related Heterostructures In the Context of Devices**

**Hadis Morkoç**

Virginia Commonwealth University  
College of Engineering  
P. O. Box 84-3072  
Richmond VA 23284-3072

Wide bandgap nitride semiconductors have recently attracted a great level of attention owing to their direct bandgaps in the visible to ultraviolet regions of the spectrum as emitters and detectors. Moreover, this material system with its favorable heterojunctions and transport properties began to produce very respectable power levels in microwave amplifiers. If and when the breakdown fields achieved experimentally approaches the predicted values, this material system may also be very attractive for switching power devices. In addition to the premature breakdown, a number of scientific challenges remain including a clear experimental investigation of polarization effects. Being non-centro-symmetric and various binaries having different ionicities, nitrides exhibit large piezoelectric effects when under stress along the c-direction, and spontaneous polarization when heterostructures are formed. Polarization causes a sizable red shift (Stark Effect) in transition energies in InGaN/GaN and AlGaN/GaN quantum wells. Polarization and pyroelectric effects due to heterointerfaces in an ionic crystal, misfit and thermal strain, anisotropy, and temperature gradients have important ramifications in electronic devices, particularly in modulation doped FETs. For example, electric field caused by polarization effects can increase or decrease interfacial free carrier concentrations. As in the case of quantum wells, the literature interpretation of polarization effects in devices has so far been lumped into piezoelectric effects. In this presentation, polarization effects vis a vis devices will be treated.

## **MOCVD - The Key Technology for the Industrial Application of Quantum Devices**

H. Juergensen

AIXTRON AG  
Kackerstr. 15-17, D-52072 Aachen, Germany  
Phone: +49 (241) 8909-113  
Fax: +49 (241) 8909-25

Zero threshold quantum dot as well as quantum cascade laser, single electron circuits and photonic bandgap materials are upcoming technologies which will dominate the electronic and optoelectronic market in the next century. All these devices realized in various material systems e.g. GaAs/AlGaAs, InP/InGaAsP, InSb/AlInSb, GaN/AlInGaN rely on ultrathin layers, sharp interfaces and precise doping profiles.

MOCVD is the only epitaxial growth technology which fulfills all requirements of the advanced layer structures including sufficient homogeneity in the terms of layer thickness, composition and conductivity control on large wafer areas, that means multiple 2", 4" or 6" wafers, handling of phosphorus materials and abrupt interfaces. The main properties can be reproducibly controlled with the respective standard deviation of less than 1%. The current understanding of the growth process and the available multiwafer Planetary Reactors® will be discussed with respect to the growth of quantum structures. InGaAsP/InGaAsP-, InGaN/GaN-, InPSb/InAsSb/InAs- multiquantum well structures demonstrate the unique properties of MOCVD. Recently discovered selforganization phenomena like Stranski-Krastanow growth or spinoidal decomposition of strained structures or surface selective growth show new and industrial relevant ways to achieve useful quantum devices on production scale. The available hardware based on the developed understanding of the physics and chemistry of the growth and the achieved results on quantum structures allows a detailed forecast on future trends and market shares of the MOCVD technology for quantum devices.

### **Brief bio sketch of the author:**

Dr Holger Juergensen is active in compound semiconductors since 1977. He received his M.S. degree in Physics in 1981 and his Ph.D. in 1985, both from the Technical University of Aachen, Germany. In 1981-1986 he was senior staff member specializing in MOCVD and epitaxy research at the Institute of Semiconductor Technologies at Aachen University. He received awards for Technology Transfer in 1986 from the German Federal Secretary of Culture and Science, and for Innovations in 1988 from the German Minister for Research and Technology. He is the author of over 100 scientific papers, mainly on MOCVD. He is member of the IEEE, SEMI, SPIE, MRS and DGKK.

From 1983 to July 1997, Dr Juergensen was President and Technical Director of AIXTRON Semiconductor Technologies GmbH, Aachen, Germany, and, amongst other duties, responsible for all compound semiconductor MOCVD technology development. Since August 1997 he is President (Vorstand) of AIXTRON AG, Aachen, Germany. Since 1986 he is also President of AIXTRON Inc., Atlanta GA, USA.

## **PHYSICAL PHENOMENA AND QUANTUM DEVICES**

*Physical Phenomena  
in semiconductor compounds*

## **The role of Scanning Probe Microscopes for Characterization of Physical Phenomena in Quantum Devices**

**Venky Narayananamurti**

Division of Engineering and Applied Sciences  
Harvard University  
29 Oxford Street  
Cambridge, MA 02138

The measurement of the physical properties of individual semiconductor quantum objects at a length scale corresponding to the de Broglie wavelength of electrons in most semiconductors (a few nm) is a difficult challenge. Determination of spectroscopic properties of individual quantum objects buried below the surface is particularly daunting. In this paper we will review recent progress in the use of Scanning Tunneling Microscopy (STM) based techniques, such as BEEM (Ballistic Electron Emission Microscopy) for the study of novel quantum objects will be reviewed. Examples of the use of this technique for studying heterojunction band offsets and resonant tunneling through quantum dots will be presented. The use of this technique to image current transport on a local scale through GaN films will show the power of imaging buried defects such as threading dislocations in the material. Potential modifications of the technique for imaging the optical emission under conditions of Ballistic Electron injection will also be discussed.

1. V. Narayananamurti, Invited Paper, Proceedings of SPIE 3287, 153-166 (1998).

### **Brief bio sketch of the author:**

Venkatesh ("Venky") Narayananamurti is Dean of the Division of Engineering and Applied Sciences and Gordon McKay Professor of Engineering and Applied Sciences at Harvard University. From January 1992 to September 1998 he served as the Richard A. Auhull Professor and Dean of Engineering, as well as Professor of Electrical & Computer Engineering, at the University of California at Santa Barbara. He was Vice President of Research and Exploratory Technology at Sandia National Laboratories, Albuquerque, NM, from May 1987 to January 1992. He obtained his Ph.D. in Physics from Cornell University in 1965. Between 1965 and 1967 he served as Assistant Professor of Physics, Indian Institute of Technology, Bombay. He joined AT&T Bell Laboratories in 1968 as a Member of Technical Staff, and became Director of Solid State Electronics Research in 1981. He has published widely in the areas of low temperature physics, superconductivity, semiconductor electronics and photonics. He is credited with developing the field of phonon optics-the manipulation of monoenergetic acoustic beams at terahertz frequencies. He is currently very active in the field of Ballistic Electron Emission Microscopy and Spectroscopy of semiconductor nanostructures.

Narayananamurti is a member of the National Academy of Engineering. He is also a Fellow of the American Physical Society, the American Association for the Advancement of Science, the IEEE, the Royal Swedish Academy of Engineering Sciences, the Indian Academy of Sciences, and Sigma Xi, the Scientific Research Society. He is currently chair of the National Research Council (NRC) Panel on the Future of Condensed Matter and Materials Physics and chair of the U.S. Department of Energy's Review Committee on the Accelerated Strategic Computing Initiative; and he serves on numerous committees of the NAS/NAE/NRC, American Physical Society, IEEE and professional technical conferences. In addition to his duties as Dean and Professor, Narayananamurti lectures widely on solid state, computer, and communication technologies, and on the management of science, technology and public policy.

## Quantum Dot Lasers: Theoretical Analysis of Performance

R. A. Suris and L. Asryan

Ioffe Physico-Technical Institute,  
Polytechnicheskaya 26,  
St.Petersburg 194021 Russia

Quantum Dot Lasers (QDLs) are very promising devices. They should have extremely low values of threshold currents and show weak temperature dependence of basic characteristics. These properties are due to their very narrow gain spectral functions. Actually, QDLs combine the advantages of high efficiency of direct electric pumping and the high tunability of characteristic of semiconductor heterolasers with narrow gain spectral lines. We will present a theoretical analysis of the following operating characteristics of QDLs:

- (i) threshold current density and its temperature dependence,
- (ii) threshold current density for multiple mode generation due to spatial hole burning,
- (iii) linewidth enhancement factor caused by phase-amplitude modulation.

All of these issues are of great importance for QDLs applications. The main point of our analysis is the careful consideration of the consequences of the inhomogeneous broadening of the gain spectrum due to technological dispersion of the quantum dot parameters.

Brief bio sketch of the author:

Dr. Robert Arnoldovich Suris

Born: December 31, 1936 in Moscow, USSR

Graduated: from Moscow Institute of Steel and Alloys, 1960

Ph.D.: in Solid State Theory from Moscow State University, 1964

Doctor of Sciences: from Institute of Radioengineering and Electronics, Moscow, 1974

Employment: 1960-1988 - researcher at Research Centers of Microelectronics Industry in Moscow, 1988-present - Head of Laboratory and Head of Solid State Electronics Division at the A. F. Ioffe Physical-Technical Institute

Teaching (half-time): 1970-1988, Professor at Moscow Physical -Technical Institute

1988-present - Professor and Chair at St. Petersburg State Technical University.

Journal Editor: Member of Editorial Boards of the Journal of Technical Physics, Letters to Journal of Technical Physics (St.Petersburg, Russia), Journal of Microelectronics (Moscow, Russia)

Honors: Corresponding member of the Russian Academy of Sciences, Rank Prize for Optoelectronics (1998), Russian Presidential Award for Outstanding Scientists (1995), Ioffe Institute prize winner (1993 - 98), Eminent Speaker Award from Department of Electrical Engineering, University of Virginia (1992).

Publications: 250 papers, 2 books, 20 patents

Research interests: Solid State and Semiconductor Theory, Solid state devices theory and Opto- and Microelectronics Technology, Statistical mechanics and phase transitions.

# Spin-filter Effects in Transmission of Free Spin-polarized Electron Through Ultra-Thin Magnetic Layers

Georges Lampel

Laboratoire de Physique de la Matière Condensée  
Ecole Polytechnique  
91128 Palaiseau, France

Spin-filter effects (at work in giant magneto-resistance for instance) have raised a broad interest in view of their promises of application for high density recording or magnetic nano-sensors. Particularly appealing appears the conjunction of magnetic layers associated with very thin isolating tunnel barriers or deposited on semiconductors. The concept of spin electronics has emerged from these ideas and spin polarized electron scanning tunnel microscopes have provided some results dealing with the spin-filter effects, on a nanometric scale.

We shall present spin-dependent transmission experiments where free spin-polarized electrons, are injected in vacuum through thin magnetic layers at energies between 2 and 100 eV. These very thin layers are either embedded in self-supporting gold foils (200 Å thick) or deposited on a semiconductor substrate. The transmission asymmetry arising when incident and target spins are either parallel or antiparallel is measured. The electronic current is detected as a collector current in the semiconductor substrate or in a Faraday cup after energy analysis in the case of self-supporting foils. Some considerations will be given about the dynamics of the "spin tagged" electrons in the solids.

## Current State of the Theory of the Quantum Hall Effect

Michael Dyakonov \*

Laboratoire de Physique Mathematique,  
Universite Montpellier II  
34095 Montpellier, France

While the present understanding of the Integer Quantum Hall Effect is satisfactory, at least at the qualitative level, this is not the case for the Fractional QHE, which still remains a mystery after 15 years of extensive experimental and theoretical investigations. I will give a critical review of the existing ideas for explaining the observed singularities at rational filling factors, especially the widely accepted concept of "composite fermions". Although it seems, that this concept is strongly supported by many striking experimental facts, it has no sound theoretical foundation, it leaves many simple qualitative questions unanswered, and should be replaced by a better theory. The understanding of the Fractional QHE, which is yet to come, may have an important impact on the future development of solid state electronics.

\* On leave from A.F.Ioffe Physico-Technical Institute, St.Petersburg, Russia

### Biographical summary

Prof Michael Dyakonov

Born: 4/29/40 in Leningrad, USSR

Marital status: married, 4 children

Graduated: from Leningrad State University in theoretical physics (1962)

PhD thesis: A.F.Ioffe Physico-Technical Institute (1966)

Habilitation: Landau Institute of Theoretical Physics (1975)

Awards: State prize of USSR (1976)

Frenkel prize of the St.Petersburg Physical Society (1992)

Ioffe prize of the Russian Academy of Sciences (1993)

Editor: "Optika i Spektroskopiya" (Journal of Optics and Spectroscopy)  
(1988-present)

Employment: A.F.Ioffe Physico-Technical Institute (1962-1998),

Principal Scientist (1991-1998),

St. Petersburg Electrotechnical University (1973-1998),

Professor (half-time)

University of Montpellier II (1998-present),

Professor

Publications: 120 published works

Research interests: atomic physics, nonlinear optics, spin phenomena, physics of semiconductors

## Observation of Multiple Excitonic Optical Rabi Oscillations in a Semiconductor

Peyghambarian

The Abstract is not available

## **PHYSICAL PHENOMENA AND QUANTUM DEVICES**

***Quantum Devices and Materials***

## High Power 3-12 $\mu\text{m}$ Semiconductor Lasers: Roadmap for the 21st Century

Manijeh Razeghi

Center for Quantum Devices  
Electrical and Computer Engineering Department  
Northwestern University, Evanston, IL 60208

Since the discovery of infrared light by Sir William Herschel in 1800, a lot of effort has been devoted to the research on infrared radiation. Following the works of Kirchhoff, Stefan, Boltzmann, Wien and Rayleigh, Max Planck culminated the effort with the well-known Planck's law.

Although infrared emitters and detectors are still in the stage of development, they have wide potential applications in various areas of technologies as well as basic research. Infrared lasers have many military, medical, and industrial applications like infrared countermeasure, infrared-based surgery, and material cutting and processing in industry. Infrared detectors are also widely used for applications like night vision, target detection, and infrared thermal sensors.

There are also many important applications where both infrared lasers and detectors are required as the source and sensor. Some of these applications are: high resolution molecular spectroscopy, ultra low loss (less than  $2.5 \times 10^{-4}$  dB/km), optical fiber (fluoride based glasses) communication, trace gas monitoring, air pollution analysis (since a variety of molecules, including all hydrocarbon, have strong absorption lines in this band), and non invasive medical diagnostics. Military applications such as: laser radar system, also utilize this region (3 to 5  $\mu\text{m}$  and 8 to 14  $\mu\text{m}$ ) because it is highly transmissible.

In all these areas, semiconductor infrared lasers and detectors are the ideal candidates due to their intrinsic advantages of wide wavelength coverage, low cost, simplicity of operation and possibility of hybrid systems and compact packages. Unfortunately, after several decades of progress, currently available infrared lasers and detectors still require low temperature operation because of some basic limitations as Auger recombination and high thermal generation rate. However, in most of the applications the cryogenic coolers are not desirable because of their short lifetime and the added power consumption, weight, volume and costs. Therefore, uncooled and multi-spectrum semiconductor lasers and detectors are highly demanded.

In this talk, the status of the currently available infrared lasers will be discussed, and the advantages and disadvantages of each of these methods will be presented. Then the basic physical limitation of the current technology to achieve high operating temperature will be addressed. As a future direction, we will show that lower dimension devices, like quantum wire and quantum dots, can dramatically improve the performance of infrared lasers for uncooled multi-color devices of the next century.

### Acknowledgement

This work is supported through the Defense Advanced Research Projects Agency (DARPA) and the U.S. Army Research Office (ARO) with the support and encouragement of Dr L. N. Durvasula and Dr H. Everitt.

---

## Coherent coupling in multiwavelength modelocked semiconductor diode lasers: physics and applications

Peter J. Delfyett

The School of Optics  
University of Central Florida  
Orlando, FL 32816-2700

Multiwavelength generation from semiconductor diode lasers will play critical roles in a variety of optical communication, networking and signal processing. Recently, we have demonstrated the generation of 20 wavelength channels from a novel modelocked semiconductor diode laser, at rates of 5 GHz. Careful examination of the temporal and spectral output from this source exhibits unique behavior which can be attributed to nonlinear effects, such as four wave mixing, that occur within the semiconductor diode laser under modelocked conditions. We will show that these effects can be exploited to establish broadband spectral coupling between the independent modelocked channels, and may lead to novel methods for arbitrary waveform generation from modelocked semiconductor diode lasers. Applications of this laser source in the areas of high speed optical links and analog to digital converters will also be discussed.

## Heterostructure devices in infrared detector technology

Antoni Rogalski

Institute of Applied Physics  
Military University of Technology  
Kaliskiego Str. 2  
01-489 Warsaw 49 POLAND

Lockheed Martin has also fabricated dual-color FPAs by stacking quantum well layers with the desired spectral responses. As the IR technology continues to advance, there is a growing demand for multispectral detectors for advanced IR systems with better target discrimination and identification. One of such two-color HgCdTe detector that has been recently reported is the bias-selectable back-to-back photodiode.

At present efforts in infrared (IR) detector research are directed towards improving the performance of single element devices, large electronically scanned arrays and to achieve higher operating detector temperature. Another aim is to make IR detectors cheaper and more convenient to use. Recent progress in IR photon detector technologies is connected with using sophisticated heterostructure devices. HgCdTe remains to be the most important material for infrared photodetectors despite of numerous attempts to replace it with alternative materials [Schottky barriers on silicon, doped silicon detectors, GaAs/AlGaAs multiple quantum wells, GaInSb strain layer superlattices, and especially two types of thermal detectors: pyroelectric detectors and silicon bolometers]. None of these competitors can compete in terms of fundamental properties. In addition, HgCdTe exhibits nearly constant lattice parameter that is of extreme importance for new devices based on complex heterostructures. Examples of novel devices based on three-dimensional heterostructures are presented.

As the IR technology continues to advance, there is a growing demand for multispectral detectors for advanced IR systems with better target discrimination and identification. The performance of two-color detectors are presented: back-to-back HgCdTe photodiodes, and stacked quantum well GaAs/AlGaAs quantum well photoresistors.

## **Materials for the Next Generation of Long Wavelength Infrared Detectors**

**Gail J. Brown**

**Materials & Manufacturing Directorate,  
Air Force Research Laboratory  
Wright-Patterson AFB, OH**

New infrared (IR) detector materials with high sensitivity, multi-spectral capability, improved uniformity and lower manufacturing costs are required for numerous space-based infrared imaging applications. To meet these stringent requirements, new materials must be designed and grown using semiconductor heterostructures, such as quantum wells and superlattices, to tailor new optical and electrical properties unavailable in the current semiconductor repertoire. Two approaches to designing the next generation of IR materials are being pursued in the Sensor Materials Branch of the Air Force Research Laboratory. One of these approaches is a strained layer superlattice (SLS) composed of thin InAs and GaInSb layers. While this material shows theoretical promise, there are still several materials growth and processing issues to be addressed before this material can be transitioned to the next generation of infrared detector arrays. The second approach utilizes p-type GaAs/AlGaAs multi-quantum wells. In this case the growth technology is more mature, but optimizing the sensitivity of these materials is still an issue. Our research is focused on addressing the basic materials design, growth, optical properties, and electronic transport issues of these superlattices and multi-quantum wells. The physics of optimized materials designs and the current status of MBE grown materials for IR detection will be reviewed.

### **Brief bio sketch of the author:**

Dr. Gail J. Brown is a senior Research Leader in the Sensors Materials Branch of the Materials & Manufacturing Directorate of the Air Force Research Laboratory. She leads a team of over 50 researchers working in the area of semiconductor materials development. This research group is mainly focused on III-V semiconductor materials for microwave and infrared detection and laser devices. Dr. Brown's own research interests are in the area of quantum structures for infrared detectors. Dr. Brown has authored/co-authored over seventy papers and two book chapters on optical properties of various semiconductor materials ranging from extrinsic silicon in the early 1980s to multi-quantum well and superlattice heterostructures at present. Dr. Brown's special emphasis has been photo-response studies of these materials.

Dr. Brown received a Master's in Physics in 1979 from Wright State University and a Doctorate in Materials Engineering in 1994 from the University of Dayton. She has worked as a research physicist at the Air Force Research Laboratory since 1980.

## **MOCVD Growth of High Quality Gallium Nitride Based Electronic and Photonic Devices**

**Steven P. DenBaars**

**Materials and ECE Departments**  
University of California  
Santa Barbara, CA 93106 USA

MOCVD growth conditions have been found to have a critical influence on the performance of electronic and optoelectronic devices. The deposition conditions of the low temperature buffer layer was found to highly influence the performance of GaN/AlGaN modulation doped field effect transistors (MODFETs) and blue laser diodes (LDs). Using optimized growth conditions we have observed high 2DEG mobilities of 1700 cm<sup>2</sup>/V\*sec and 6000 cm<sup>2</sup>/V\*sec at 300 K and 20 K, respectively. These materials have been incorporated into modulation doped field effect transistors (MODFETs) which displayed high transconductance (240 mS/mm), and large gate to drain break down of 340 V for L<sub>gd</sub> = 3 microns. Microwave power performance of 3 W/mm at 20 GHz was measured, which is quite promising given that the device was uncooled and deposited on sapphire.

Room temperature (RT) pulsed operation of blue (420 nm) nitride based multi-quantum well (MQW) laser diodes grown on a-plane and c-plane sapphire substrates have also been demonstrated. This device is desirable for optical storage systems (e.g. high density digital versatile disk, HD-DVD), printing, display technology, medical surgery and chemical monitoring. Blue laser structures investigated include etched and cleaved facets as well as doped and undoped quantum wells. Metal organic chemical vapor deposition (MOCVD) was employed to grow the MQW active region. The laser exhibited narrow (0.1 nm linewidth and strongly TE polarized emission at 419 nm. Threshold current densities as low as 9.2 kA/cm<sup>2</sup> were observed for GaN MQW lasers with uncoated reactive ion etched (RIE) facets on c-plane sapphire. Cleaved facet lasers were also demonstrated with similar performance on a-plane sapphire. Threshold current increased with temperature with a characteristic temperature, T<sub>0</sub>, of 114 K.

**Acknowledgement.** The author would like to acknowledge the support of DARPA (Bob Leheny), ONR (Yoon Soo Park), and HP (SY Wang).

## Fundamental Limits of Performance of AlGaN/GaN HEMT's

Lester F. Eastman

Cornell University  
Ithaca, NY 14853-5401

The dominant effect of electrical polarization in undoped AlGaN/GaN HEMT's is presented. The experimental dependence of the drain-source avalanche breakdown voltage on device geometry will be given. Optimum frequency response is obtained using .30-.35 aluminum fraction in the 200-300 Å thick barrier, which induces  $\sim 1 \times 10^{13}/\text{cm}^2$  2DEG sheet density. Mobility values in the range of 1,000-1,500  $\text{cm}^2/\text{V}\cdot\text{s}$  are obtained both by OMVPE and MBE, and the saturation velocity is  $\sim 1.2 \times 10^7 \text{ cm/s}$ . This yields an intrinsic  $Y_t$  value of 94 GHz for a gate with  $.15 \mu\text{m}$  physical length. These devices with a  $1 \mu\text{m}$  gap between gate and drain have 35 V<sub>ds</sub> breakdown voltage, while  $.75 \mu\text{m}$  gate devices have breakdown voltages above 140 V<sub>ds</sub>. On sapphire substrates, a 1.5 mm periphery devices with  $.32 \mu\text{m}$  gate length have yielded 2.7 W at 78% optimized power-added efficiency at 10 V<sub>ds</sub> at 4 GHz. The single gate,  $.32 \mu\text{m} \times 150 \mu\text{m}$ , device at 10 GHz yielded 2.4 W/mm at 36% power-added efficiency at 18 V<sub>ds</sub>. The average power is expected to increase 10:1 in the future, using SiC substrates. It is predicted that 100 W average power, at 60% power-added efficiency, can be delivered at 10 GHz using a pair of circuits operated in class B/Push-pull, with a low-loss balun in the output.

### Acknowledgement:

This research is funded by ONR contract # N00014-96-1-1223, Dr. John Zolper, monitor.

### Brief bio sketch of the author:

BIO - LESTER F. EASTMAN: B.S. 1953 Cornell University; M.S. 1955 Cornell University; Ph.D. 1957 Cornell University. Since 1965 he has been doing research on compound semiconductor materials, high speed devices, and circuits, and has been active in organizing workshops and conferences on these subjects at Cornell from 1967-1991. Over the years his students and former students have made significant contributions and won national and international prizes by advancing the state of the art of molecular beam epitaxy and microwave transistors, and more recently optoelectronic devices. In 1977 he joined other Cornell faculty members in obtaining funding and found the National Research and Resource Facility at Cornell (now Cornell Nanofabrication Facility). He initiated the Joint Services Electronics Program at Cornell in 1977 and directed it for ten years. During the 1978-1979 year he was on leave at MIT's Lincoln Laboratory, and during the 1985-86 year he was at IBM Watson Research Laboratory. During 1983 he was the IEEE Electron Device Society National Lecturer. He was a member of the U.S. Government Advisory Group on Electron Devices from 1978-1988, and serves as a consultant to industry. He has been a Fellow of IEEE since 1969. He has been a member of the National Academy of Engineering since 1986, and the Electromagnetics Academy since 1990, and has been appointed the John L. Given Foundation Professor of Engineering at Cornell in January 1985. In 1991 he was awarded the Welker Medal and Annual Award of the International Symposium on Gallium Arsenide and Related Compounds, in 1994 he was made a Humboldt Senior Fellow, and in 1995 he was given the Aldert van der Ziel Award, in 1999 IEEE Graduate Teaching Award

## **POSTER SESSION**

# Effect of Electron Electron-Cloud Interaction on Schottky Metal Barrier Height to Two Dimensional Electron Gas

Amro Anwar, Bahram Nabet\*, and Fransisco Castro

Electrical and Computer Engineering Department  
Drexel University  
Philadelphia, Pennsylvania 19104, USA

Reduced dimensional nature of confined two dimensional electron gas (2DEG) substantially affects its transport properties particularly when contact is made to a three dimensional (3D) system. Previous work [1,2], has shown that in a Three-dimensional (3D) to two-dimensional (2D) contact system, the quantized nature of the energy of the 2D system imposes important changes on thermionic emission of carriers from a 3D metal to 2DEG. The suggested effects include changes in the Richardson constants, temperature dependence behavior, and metal to semiconductor barrier height. The latter is particularly relevant to optical and electronic device behavior since Schottky metal is commonly used in field effect devices and in photodiodes. Interestingly in actual devices, barrier heights higher than what is theorized based on the first confined state, are measured. In this paper we propose an additional mechanism of barrier height enhancement in 3D-2D contacts which is due to the repulsive Coulombic force that is exerted by the 2DEG on the thermionically emitted electrons. An analytical derivation of the barrier height due to this effect is given which parallels that of image force barrier lowering mechanism. Thermionic current conduction is then derived based on this enhanced barrier height as well as 3D-2D transport. This electron-2DEG interaction can have as much influence as the confined states do on the barrier height enhancement and helps explain discrepancy between theorized and measured 3D-2D barriers. Experimental examples of current changes due to change of carrier concentration in the 2DEG will be given in which increase in 2DEG decreases current conduction; an observation that is opposite of what is seen in HEMT-like devices. Finally, this suggests a mechanism for barrier height modulation in 3D-2D contacts despite Fermi level pinning.

## References:

- [1] T. Ytterdal, M. S. Shur, M. Hurt, and W. C. Peatman, "Enhancement of Schottky barrier height in heterodimensional metal-semiconductor contacts," *Appl. Phys. Lett.*, Vol 70, no. 4, 27, P. 441, Jan. 1997
- [2] A. Anwar, B. Nabet, F. Castro, J. Culp, "Effect of Electron Confinement on Thermionic Emission Current in Modulation Doped Heterostructures," to appear in *J. Applied Phys.*, March 1999.

\*Corresponding Author:  
Bahram Nabet

## Optical Absorption Modulation in Heterodimensional Devices

Francisco Castro, Bahram Nabet, Adriano Cola\*, James Culp, and Amro Anwar

Electrical and Computer Engineering Department

Drexel University

Philadelphia, Pennsylvania 19104, USA

\*IME (Istituto per lo studio di nuovi Materiali per l'Elettronica)

Via Arnesano I - 73100, Lecce, Italy

Efforts to develop a comprehensive body of work on the theory and modeling of heterodimensional devices are currently focused on microwave and low-power electronic applications. In this paper we suggest embedding such structures into the construct of photonic devices in order to gain additional design flexibility and enhanced performance by leveraging the quantum nature of their physical behavior. Heterodimensionality is achieved by placing a metal electrode in direct contact with the two-dimensional electron gas (2DEG) of an AlGaAs/GaAs heterojunction. The quantum confinement produced by the transferred charge accumulation at the heterojunction's interface results in a strong non-uniform electric field which extends far into the GaAs material. The field strength can be controlled by the heterodimensional structure's construction and operation. We have developed closed-form analytical expressions which describe the behavior of the electric field by accurately calculating the sheet carrier density value in these structures. These strong fields produce variations to the complex dielectric permittivity of the GaAs through the Franz-Keldysh effect leading to modulation of the optical absorption characteristics of the device. Both narrow and wide spectral bandwidth photoresponse measurements under different temperatures have been performed in order to analyze and compare the empirical behavior to that expected by numerical computations and device simulations. These results thus allow more accurate modelling of optical response in modulation doped devices and, on the other hand, allow the band structure and the effects of reduced dimensionality to be analyzed through optical probing.

### References

- [1] F. Castro, B. Nabet, and A. Mohamed, "Schottky Contact Between Metal and Two-Dimensional Electron Gas: Device Applications to Low-Noise Optical Detectors," Proceedings of SBMO/IEEE MTT-S International Microwave and Optoelectronics Conference, Natal, Brazil, August 11-14, 1997, pp. 323-326
- [2] Bahram Nabet, "A Heterojunction Metal-Semiconductor-Metal Photodetector," IEEE Photonics Technology Letters, Vol. 9, No. 2, February 1997, pp. 223-225.

Corresponding Author

Bahram Nabet, Ph.D.

## Optimal Control Theory for Optical Waveguide Design: Application to Y-branch Structures

Rob D. Coalson

Department of Chemistry  
University of Pittsburgh  
Pittsburgh, PA 15260, USA

A recently developed optimal control theory method for optical waveguide design [D. K. Pant, R. D. Coalson, M. I. Hernandez and J. Campos Martinez, "Optimal control theory for the design of optical waveguides", *J. Lightwave Technology* 16, p. 292 (1998)] is applied to Y-branch waveguides and Mach-Zehnder modulators. The method, which was adapted from optimal control schemes introduced for quantum control of quantum molecular dynamics using ultrafast light pulses [S. Shi, H. Rabitz, "Quantum mechanical optimal control of physical observables in microsystems", *J. Chem. Phys.* 92, p. 364 (1990)], simultaneously optimizes many parameters in a chosen design scheme; computational effort scales mildly with the number of parameters considered. Significant improvement in guiding efficiency relative to intuitively reasonable initial parameter choices is obtained in all cases.

## Carrier screening and polarization fields in nitride-based heterostructure devices

Fabio Della Sala(a), Aldo Di Carlo (a,\*), Paolo Lugli (a),  
Roberto Cingolani(b), G. Coli(b), M. Lomascolo(b),  
A. Botchkarev(c), H. Tang(c), and H. Morkoc(c)

(a) INFM and Dept. Electronic Engineering  
University of Roma "Tor Vergata", I-00133 Roma, Italy  
(b) INFM and Dept. Material Science,  
University of Lecce, Lecce Italy  
(c) Virginia Commonwealth University, Richmond, USA

One of major recent breakthrough in semiconductor physics is the realization of blue lasers based on III-V nitride heterostructures technology. However, several puzzling issues remain unsettled, such as (i) the exact mechanism responsible for laser action and the unusually high threshold densities required, (ii) the blue shift of the transition energy for increasing excitation powers, (iii) the red shift of the transition energy is observed for increasing well width. These phenomena are related to the peculiarity of wurtzite nitrides in having a non-zero macroscopic polarization, comprising both a spontaneous and a piezoelectric component.

In this contribution, we identify both theoretically and experimentally the central reason for these unusual behaviors, namely the interplay of free-carrier screening, well width and macroscopic polarization fields. To account for screening effects, we have developed a self-consistent tight-binding (TB) approach which enables us to describe polarization fields, dielectric screening, and free-carrier screening in a fully self-consistent and non-perturbative way. Optical properties, such as luminescence or gain, is accounted in the TB context without introducing additional fitting parameters. The developed approach has been used to investigate both AlGaN/GaN and GaN/InGaN single/multi quantum well systems. We shown that free carriers can effectively screen macroscopic polarization fields in nitride quantum wells, resulting in a non-vanishing recombination rate for large wells in normal laser operation. A rather high sheet density is needed to achieve these conditions. We also explained the red shifts vs well width and blue shifts vs sheet density as resulting from the interplay of free-carrier screening and polarization fields. For the GaN/AlGaN quantum wells we shown that the optical properties are strongly affected by the built-in electric field originated by the spontaneous polarization charge, and, to a minor extent, by strain. Indeed, the experimental photoluminescence data obtained can only be explained by accounting for the spontaneous polarization field. We further study the use of doped active region to screen the polarization field and thus increasing the radiative recombination rate.

\* Corresponding author  
Aldo Di Carlo

# CAD Tools and Optical Device Models for Mixed Electronic/Photonic VLSI

J. Deng1, M. S. Shur1, T. A. Fjeldly1,2, and S. Baier3

1Department of Electrical, Computer, and Systems Engineering

Rensselaer Polytechnic Institute

Troy, NY 12180-3590

2UniK - Center for Technology

Norwegian University of Science and Technology

N-2007 Kjeller, Norway

3Honeywell Technology Center

Bloomington, MN

The recent interest in development of photonic VLSI is based on the prospect of a successful heterogeneous integration of digital, optoelectronic, and high-speed analog technologies. This challenge makes computer aided design (CAD) tools to be even more important for the optimal design and ultimate success of mixed technology photonic VLSI than for conventional VLSI, where such tools have long since become an integral part of the technology, as essential as device and circuit fabrication.

Circuit simulation tools such as SPICE have been around since the early seventies, and have contributed in a fundamental way to the phenomenal growth in conventional VLSI over the last decades. We propose to develop similar tools for mixed photonic/electronic VLSI, which will be enhanced to handle the added dimension represented by photonic signals, devices and interconnects.

Two major sets of tasks need to be undertaken to achieve such an objective. First, a new generation of accurate and reliable models for photonic devices, describing the interrelations of optical and electrical inputs and outputs. These models should be compatible with modern circuit simulators, i.e., with response functions preferably described by analytical expressions. Second, to fully utilize the advanced algorithms of existing circuit simulators, all optical signals and interconnects should be described in terms of equivalent electrical signals and interconnects, obeying the basic laws of circuitry imbedded in the simulators, such as Kirchoff's current and voltage laws. Also, since photonic VLSI eventually will evolve to a high integration scale and device density, issues related to the role of the interconnects, limited voltage swing, device-circuit and electronic-optical device-interaction, stray light effect, power budget, etc. will be crucial in determining the success of the photonic VLSI technology [1].

In this paper, we will present a basic approach to establishing a mixed electronic/photonic circuit simulator [1] based on our circuit simulator AIM-Spice [2,3], and present preliminary results on the compact modeling of vertical-cavity surface emitting lasers (VCSELs). The VCSEL model is based on first-order rate equations [4] that can be expressed in terms of an electrical equivalent circuit suitable for implementation in SPICE.

## References:

- [1] M. S. Shur and T. A. Fjeldly, Computer Aided Design Tools for Mixed Electronic/Photonic VLSI, proposal submitted to DARPA (1997)
- [2] T. A. Fjeldly, T. Ytterdal, and M. Shur, Introduction to Device Modeling and Circuit Simulation, John Wiley & Sons, New York, (1998)
- [3] See <http://www.aims spice.com/>
- [4] R. S. Tucker, Large-Signal Circuit Model for Simulation of Injection-Laser Modulation Dynamics, IEE Proceedings, Vol. 128, Pt. I, No. 5, October 1981, pp. 180-184

## Corresponding Author:

Michael S. Shur

# Generalized Monte Carlo Simulations for Quantum-Transport In Nanostructured Semiconductor Devices

Aldo Di Carlo (a), Giuseppe Scarpa (a), Paolo Lugli (a) and Fausto Rossi (b)

(a) INFM and Dept. Electronic Engineering  
University of Roma "Tor Vergata", I-00133 Roma, Italy  
(b) INFM and Physics Dept., University of Modena,  
I-41100 Modena, Italy

The Monte Carlo (MC) method, which has been applied for more than 25 years for calculation of semi-classical charge transport in semiconductors, is the most powerful numerical tool for microelectronics device simulation [1].

However, it is well known that the present-day technology pushes device dimensions toward limits where the traditional semiclassical transport theory can no longer be applied, and a more rigorous quantum transport theory is required. This is already the case for, HEMT's with channel length less than 0.1 micron, for superlattices for THz generation where the current flows in the growth direction and for resonant tunneling diodes.

In this contribution, a generalized MC approach for the analysis of hot-carrier transport and relaxation phenomena in quantum devices is proposed [1]. The method is based on a generalized MC solution of the set of kinetic equations describing the time evolution of the single-particle density matrix. The simulation scheme is based on a time-step separation between coherent and incoherent dynamics. The former, treated within a density matrix picture, accounts in a rigorous way for all quantum phenomena induced by the potential profile of the device as well as for the proper boundary conditions. The latter, described within the basis given by the eigenstates of the potential profile (which includes the applied bias), accounts for all the relevant scattering mechanisms by means of a conventional MC simulation.

Compared to more academic quantum-kinetic approaches, whose application is still limited to highly simplified situations, the proposed simulation scheme can be applied to realistic cases, allowing on the one hand a proper description of quantum-interference phenomena induced by the potential profile and on the other hand maintaining all the well known advantages of the conventional MC method.

As a first application of the above algorithm, we will discuss the scattering-induced suppression of Bloch oscillations in semiconductor superlattices.

As a second example, we will discuss the strong interplay between coherence and relaxation within a resonant tunneling diode, which clearly shows the failure of any pure coherent or incoherent approach in describing such quantum-transport regime. In both cases we investigate the use of such devices as sources for tunable THz radiation.

## Reference

[1] F. Rossi, A. Di Carlo, P. Lugli; Phys. Rev. Lett, 80, 3348 (1998).

Corresponding author  
Aldo Di Carlo

## Why is 2D high-field electron drift velocity smaller than for 3D electrons?

Alexander Dmitriev \*, Valentin Kachorovskii \*, Michael S. Shur \*\*,  
and Michael Stroscio\*\*\*

\* A. F. Ioffe Physico-Technical Institute  
Polytechnicheskaya 26, 194021, St. Petersburg, Russia

\*\* CIEEM and ECSE, Rensselaer Polytechnic Institute,  
110-8th St., 12180 3590, Troy, USA

\*\*\* U. S. Army Research Office  
Research Triangle Park, NC 27709-2211

A peak electron drift velocity in most compound semiconductors is determined by the intervalley transition. This transition takes place when electrons are heated by the electric field. The electron heating is very effective when the dominant scattering mechanism is polar optical scattering. Theoretically, in a strong electric field, the electron temperature determined by this scattering mechanism can increase indefinitely (electron temperature runaway). In practice, other scattering mechanisms, such as deformation potential optical and acoustical phonon scattering prevent such a runaway for three-dimensional (3D) semiconductors.

Electron scattering in two-dimensional (2D) systems is quite different because of the reduced dimension of the phase space. A remarkable feature of 2D systems is that, for 2D electrons, the runaway effect takes place for scattering on deformation optical and acoustical phonons as well. In this paper, we show that, as a consequence, the dependence of electron drift velocity on a strong electric field changes drastically. The intervalley transition occurs in a lower electric field, and the high-field electron drift velocity is substantially smaller than in 3D semiconductors.

This result is obtained for the simplest model of two-valley semiconductor by solving the coupled system of two Boltzmann equations, describing the electron distribution in the two valleys. The model assumes that the intervalley scattering time is much shorter than the scattering time in the central valley. Our analysis shows that the qualitative results obtained using this model are more general and do not depend on the model assumptions. The prediction of a smaller high-field drift velocity for the 2D electrons agrees with the results of Monte-Carlo simulations for the 2D electrons at the GaAs/GaAlAs heterointerface and with the experimental measurements of the peak velocity in InGaAs/InAlAs quantum wells.

Corresponding Author  
Professor Michael S. Shur

# 100-GHz Superconductor Processors for a Petaflops Computer: Design Phase 2

Mikhail Dorojevets<sup>1</sup>, and Konstantin Likharev<sup>2</sup>

<sup>1</sup> Dept. of Electrical and Computer Engineering  
State University of New York, Stony Brook, NY 11794-2350, U.S.A.  
midor@ee.sunysb.edu

<sup>2</sup> Physics and Astronomy Dept.  
State University of New York, Stony Brook, NY 11794-3800, U.S.A.

A multiprocessor COOL system based on superconductor Rapid Single-Flux-Quantum (RSFQ) technology is being developed at Stony Brook within the framework of the Hybrid Technology Multithreaded (HTMT) architecture project. The objective of the current (second) phase of the project is the proof-of-concept design study of a computer that would utilize novel electronic and optoelectronic technologies to achieve petaflops-scale performance (~10<sup>15</sup> floating-point operations per second) by 2007. The concept system has multiple levels of distributed memory, namely holographic HRAM, semiconductor SRAM and DRAM, and cryo-memory (CRAM), as well as three types of processors: SRAM- and DRAM-based Processor-in-Memory (PIM) elements operating at room temperature, and RSFQ Superconductor Processors (SPELLs) operating at the temperature of liquid helium (4.2 Kelvin).

Two-level multithreading combined with thread context prefetching (called parcel percolation) are the key techniques of hiding huge SRAM and pipeline latency visible to SPELL processors. According to the HTMT model, a program consists of (coarse-grain) threads (e.g., representing parallel functions) and (medium-grain) parallel instruction streams (e.g., representing parallel loop iterations) created inside threads. Each ultrapiplined SPELL processor has 16 multistream units (MSUs), 5 pipelined floating-point units operating with an average cycle time of 15 ps, and an 8-ported pipelined CRAM with a 30 ps cycle time. The peak CRAM bandwidth is eight 64-bit words per 30-ps cycle, i.e., ~ 2 TB/s. MSUs communicate with the shared floating-point functional units and CRAM via an intra-processor interconnect (PNET).

Each MSU executes control, integer, and floating-point compare operations of up to eight parallel instruction streams. The first stream is created by MSU hardware in response to a special (?start thread?) message from SRAM PIM. Other streams can be created and terminated using "create/terminate stream" instructions whose execution requires neither involvement of the runtime system on SRAM PIMs nor allocation of any CRAM resources. All 8 parallel streams inside one MSU share: a 2-KB multi-port instruction cache, 64 general-purpose registers (each of which is able to hold either 64-bit long integer or double-precision floating-point data), a 64-bit integer arithmetic unit, a 32-bit address adder, and a PNET interface unit. All the units within MSU are pipelined and have a 15-ps cycle time (for 0.8-m m technology). Although the performance of any individual stream is limited by this 15-ps cycle (equivalent to a 66-GHz clock rate), other logic providing access to shared resources (registers and units) inside MSU can work at a much higher rate of up to 160 GHz. The hardware supports flexible partitioning of each register file into variable-size register frames assigned to instruction streams and provides relative and absolute register addressing at run-time. As a result, different instruction streams running simultaneously within the same processor can use a single copy of program code. Communication between each SPELL/CRAM module and local SRAM is provided through a room-temperature interface with two ports (in and out) consisting of almost 1K signal and 1K ground wires and 8-10 Gb/s bandwidth per each signal wire. This gives a bandwidth of one 64-bit data (with additional bits for address and control) packet every 30 ps, i.e., ~512 GB/s in each direction. SPELL communicates with remote CRAM/SRAM modules through superconductor network (CNET) to be implemented either as a Banyan network or a multi-dimensional pruned mesh built of 2&acute; switches with credit-based flow control. Each SPELL can send and receive a packet containing 64-bit-data to CNET each 30 ps, so the peak data bandwidth of one CNET port is ~ 256 GB/s in each direction.

We have found that the COOL system with 4,096 SPELL processors and 4 GB CRAM can achieve near-petaflops performance, while occupying a physical space of ~ 0. 6 m<sup>3</sup> and dissipating ~400-500 Watts at 4 Kelvin (~150 KW at room temperature).

## Acknowledgements

We would like to credit contributions from Dima Zinoviev, Paul Bunyk, and other members of our

SUNY team. Useful discussions with Burton Smith, Thomas Sterling, Peter Kogge, and other members of the HTMT project are gratefully acknowledged.

Reference

[1] M. Dorojevets, P. Bunyk, D. Zinoviev, and K. Likharev, "Petaflops RSFQ System Design", Appl. Supercond. Conf. , Palm Desert, CA, Sept 1998 (an extended version to appear in IEEE Trans. Appl. Supercond., June 1999)

Corresponding Author:

Professor Mikhail Dorojevets

## Quantum 1/f Stability Optimization of Quartz Resonators, THz Generators, and other Resonant System

Peter H. Handel

Dept. of Physics  
Univ. of Missouri  
St. Louis, MO 63121

The quantum 1/f theory, as applied to bulk acoustic wave (BAW) and surface acoustic wave (SAW) resonators, is compared with experimental results obtained by F.L. Walls et al., T. Parker et al., J.R. Vig et al., as well as other research groups. The theory has recently been generalized to the case of an arbitrary coherence length of the phonons, which may be large or small compared with the size of the resonator. The theory has further been extended to include defect scattering along with the phonon scattering case exclusively considered earlier.

Our recent theoretical results [1], [2] can be written in the form

$$S(f) = b'V/fQ^4, \text{ for } V^{3/4}e, \quad (1)$$

and

$$S(f) = b'e^{6/fVQ^4}, \text{ for } V^6e, \quad (2)$$

where, with

$$\langle w \rangle = 108/s, \text{ with } n = kT/h, \langle w \rangle = w, \quad T = 300K \text{ and } kT = 4 \times 10^{-21} \text{ J} \quad b' = (N/V)ah, \quad \langle w \rangle / 12npg^2mc^2 = 1022(1/137)(10-27108)2/12kTp10-27 9 1020 = 1. \quad (3)$$

For the case of defect scattering, a two-phonon process takes place. A phonon from the main resonator mode scatters on a defect and a phonon of comparable frequency emerges into another mode with much smaller phonon occupation number  $n_w = kT/h$ . In this case we have to replace  $\langle w \rangle$  by  $w$  and  $n_w$  with  $n_w$ , which gives a  $b$ -value which is  $(\langle w \rangle/w)^2$  smaller, i.e. 104-106 times smaller. In general, therefore, writing  $G = G' + G''$ , we obtain for the combined phonon and defect scattering case, in general,

$$b = b' [G'^2 + (\langle w \rangle/w)^2 G''^2]/G^2. \quad (4)$$

Though the defect scattering term is small at room temperature, it may become dominant at low temperatures, when the phonon scattering rate  $G'$  becomes smaller than the defect scattering rate  $G''$ . The form of Eqs.(1-4) shows that the level of 1/f frequency noise depends not only as  $Q^{-4}$  as previously proposed for quartz [3], but is a non-monotonous function of the volume of the active region. The noise first increases with volume, then after reaching a maximum of the order of the phonon-coherence volume, it decreases with size. For quartz, this theory fits the data of Gagnepain who varied the  $Q$ -factor with temperature in the same quartz resonator (but not frequency or volume), the data of Walls who considered several quartz resonators which differ in volume and frequency, and the data of Parker for SAW resonators, with their relatively low  $Q$  values. Indeed, according to [4], the median value of the PM noise  $L(10 \text{ Hz})$  in  $\text{dBc/Hz}$  for 12 unswept quartz resonators is -103.1, -101.6 and -97.7 for small, medium and large electrodes respectively, in reasonable agreement with the proportionality with  $V$ , which requires a 6 dB difference between the groups with large and small electrodes. The electrode diameters of the 3 size groups were 2.16 mm, 3.05 mm, and 4.32 mm. The volumes were thus approximately proportional with the numbers 4.67, 9.30 and 18.66, and therefore with the measured median values. The remaining scatter present in the data [4], [5], is analyzed in terms of the defect contributions and coherence corrections given by Eqs. (2)-(4).

The theory also predicted from first principles, with no free parameters, the stability of other resonators, generators and detectors. This included stimulated THz photon emission and absorption in resonantly enhanced, phonon-assisted tunneling between adjacent wells in MQW superlattices [6]. The quantum 1/f theory allowed optimization of the frequency stability of these THz sources and of their sideband emission. It also allowed laser-gyro and maser optimizations.

### References

- [1] F.L. Walls and P.H. Handel, Proc. 46th Freq. Control Symp., pp. 327-333, 1992.
- [2] P.H. Handel, Proc. 51th Frequency Control Sympos., Orlando, FL, 1997.
- [3] P.H. Handel, Solid State Electronics 22, p. 875 (1979).
- [4] E.S. Ferre-Pikal et al., Proc. 50th Freq. Control Sympos., 1996, pp. 844-851.

[6] G.S. Vieira, S.J. Allen et al., Phys. Rev. B 58, 7136-7140 (1998).

**Corresponding Author:**  
Dr Peter H. Handel

## Quantum 1/f Optimization of Antennas

Peter H. Handel

Department of Physics and Astronom  
Univ. of Missouri at St. Louis  
St. Louis MO 63121

It is well known that kinetic coefficients such as the electrical resistance of conductors and semiconductors exhibit quantum 1/f fluctuations caused by the quantum 1/f effect in the scattering cross sections of the current carriers. Is the radiation resistance of antennas an exception? The present paper tries to answer this question, and to suggest ways in which the quantum 1/f noise in the radiation resistance can be experimentally verified.

According to the general quantum 1/f formula [1]-[13] the spectral density of fractional fluctuations in any physical cross section or process rate G is

$$G-2SG(f)=2aA/f \quad (1)$$

with  $a=e^2/h$ ;  $c=1/137$  and  $A=2(DJ/ec)2/3p$ . This is the quantum 1/f effect in any physical scattering rate G, and  $J=ev$  is the current of the scattered particles of charge e and velocity v. The "physical" rates are defined by us to contain the quantum 1/f fluctuations in addition to the quantum mechanical expectation value. DJ denotes the current change caused by the scattering process. In the case of an antenna, the collective "scattering" process affected by quantum 1/f fluctuations is the process of radiation of one quantum of the antenna's oscillation energy quanta  $e=h?w$ . Setting

$$aJ = dP/dt = P^*, \quad (2)$$

where P is the vector of the dipole moment of the antenna of length a, we obtain for the fluctuations in the rate G of oscillation energy quanta  $e=h?w$  removal from the main antenna oscillation mode the spectral density

$$SG(f) = G24a(DP^*)^2/3fpe2c2, \quad (3)$$

where  $(DP^*)^2$  is the square of the dipole moment rate change associated with the process causing the radiative removal of a quantum  $e=h?w$  from the main oscillation mode. To calculate it, with  $Ja = dP/dt$ , we write the energy W of the antenna mode in the form

$$W ? nh?w = (1/2a^2)Leff(dP/dt)^2 = (1/2a^2)Leff(P^*)^2; \quad (4)$$

The factor two including the potential (capacitive) energy contribution is automatically included because we define  $P^*$  here to represent precisely the amplitude of the antenna dipole moment rate of change, rather than the oscillating instantaneous value. Here Leff is the effective inductance of the antenna dipole. Applying a variation  $Dn=1$  which corresponds to the spontaneous emission of one quantum, we get  $Dn/h = 2IDP^* I/I/P^* I$ , or  $DP^* = P^* /2n$ . Solving Eq. (4) for  $P^*$  and substituting, we obtain

$$IDP^* I = (h?w a^2/2nLeff)1/2 \quad (5)$$

Substituting  $DP^*$  into Eq. (3), we get

$$4a(h?w a^2/2nLeff)/3pe2c2 G-2SG(f) = 2ah?w a^2/3npe2fLeffe2 ? L/f. \quad (6)$$

This result is applicable to the fluctuations in the radiative loss rate G of the antenna. The corresponding fluctuations in the resonance frequency of the antenna are given by

$$w-2Sw(f) = (1/4Q^2)(L/f) = ah?w a^2/6npe2fLeffe2Q^2, \quad (7)$$

where Q is the quality factor of the single-mode antenna considered. Eq. (7) implies fluctuations of the radiation resistance of the antenna, defined by

$$Rr = h?w G/I^2;$$

$$Rr-2SRr(f) = 2ah?w a^2/3npe2fLeffe2 ? L/f = [2npe2fLeffe2Q^2] - 1 = [2npe2fLeffe2Q^2] - 1. \quad (8)$$

Here we used the attenuation coefficient  $g=1/2t$  and the antenna quality factor  $Q = w/2g = wt$ .

Corresponding Author:

Dr Peter H. Handel

# Epitaxial GaN Films Grown on ZnO/GaN-Buffered Si Substrates

Hong Koo Kim and Ahmed Nahhas

Department of Electrical Engineering  
University of Pittsburgh  
Pittsburgh, Pennsylvania 15261, U.S.A.

Growth of GaN films on Si has been studied for many years, motivated by the unique advantages offered by Si over other substrates (primarily, the availability of low price, high quality and large-size wafers). It would also be an interesting theme to combine various functional devices that can be obtained from the wide bandgap semiconductor with the advanced silicon electronics on the same substrates. Epitaxial growth of GaN on Si has been reported by many researchers with variable success. Two major problems can be identified in pursuit of these goals. First, the quality of GaN films grown on silicon is far inferior to that of films grown on other commonly used substrates such as sapphire or silicon carbide. Second, the growth conditions that have been used for GaN on Si are not compatible with standard silicon processes (basically the growth temperature is too high).

In this work, we have investigated the use of a ZnO/GaN buffer layer structure in growing highly epitaxial GaN films on Si substrates. First, an epitaxial GaN film was grown directly on Si(111) substrates as an initial buffer layer. It has been reported that direct growth of GaN on Si(111) usually results in phase-mixed films and therefore a proper buffer layer (such as AlN or GaAs) has been used to obtain single-phase films. It should be mentioned that our GaN films, directly grown on Si, are of a single-phase monocrystalline hexagonal structure. After this GaN layer growth, an epitaxial ZnO film was grown on the GaN-buffered Si substrate. A main GaN layer was then grown on this ZnO/GaN-buffered Si substrate. X-ray diffraction analysis shows that all the three layers (i.e., the GaN buffer, ZnO buffer and GaN main layer) are of a monocrystalline hexagonal structure with their epitaxial relationship of GaN(0001) (1120)//ZnO(0001) (1120)//GaN(0001) (1120)//Si(111). This two-layer-buffer structure offers unique advantages over other buffers reported so far (such as AlN and GaAs): good lattice match between GaN and ZnO (less than 2 % mismatch), and the controllability of electrical conductivity of ZnO and GaN films in a broad range, which will allow for more flexibility in device design. All these films were grown at temperatures of 650 - 750 oC using a plasma sputtering technique. X-ray diffraction analysis confirms a dramatic improvement in the epilayer quality of GaN films grown on the ZnO/GaN-buffered Si in comparison with that of GaN films directly grown on Si. Details of characterization results (structural, electrical, and optical) will be discussed.

Corresponding Author:  
Hong Koo Kim

## Stress-Induced Confinement of Light in GaN, GaAs and Si

Byounghee Lee, Euisong Kim, and Hong Koo Kim \*

Department of Electrical Engineering, University of Pittsburgh  
Pittsburgh, Pennsylvania 15261, U.S.A.

Bandar Almashary  
Department of Electrical Engineering,  
King Saud University, Riyadh, Saudi Arabia

We have investigated the effects of thin-film-induced stress on the refractive indices of GaN, GaAs and Si. The stress-induced index change (i.e., primarily the photoelastic effect) is found to be significant in those semiconductors and itself can allow for strong confinement of light in the stressed region. Based on this phenomena, we have developed optical waveguides that are formed on bulk semiconductor substrates without requiring any epitaxial or separate cladding layers for vertical confinement of light. In the structures developed, vertical confinement of light is achieved via a photoelastic effect in semiconductor induced by thin-film stress, and lateral confinement is obtained by a semiconductor mesa or a photoelastic effect. We have also carried out numerical analyses on the stress distribution, dielectric constant changes, and mode profiles at 1.3  $\mu$ m or 1.55  $\mu$ m wavelength in GaAs or Si substrates. The simulation results clearly support the experimental results that two-dimensional confinement of light can be achieved in bulk GaAs and Si substrates using thin-film-induced stress.

In the case of GaN, we have investigated the stress-induced index change using epitaxial GaN films grown on sapphire substrates. SiO<sub>2</sub> or Si<sub>3</sub>N<sub>4</sub> films were deposited as a stripe or window pattern on GaN as a stress-inducing film. The stripe or window pattern runs along the (1120) direction of a GaN(0001) film that was epitaxially grown on a c-plane sapphire substrate. The waveguide measurement result shows a clear confinement of light in the window region. This implies that the effective guide index of GaN in the window region, which is under compressive stress, is higher than that of the outer region, and suggests that the amount of stress-induced index change overcompensates the negative loading effect of the stressor layer. The photoelastic coefficients of GaN were estimated from this measurement result. The stress-induced confinement of light is promising as a simple and economical method for forming optical waveguides without requiring etching of GaN. Details of the measurement result will be compared with the simulation results.

### References:

B. A. Almashary and H.K. Kim, "Stress-Induced Vertical Confinement of Light in Bulk GaAs and Si Substrates", IEEE Photonics Technology Letters, vol.8, 1358 (1996).  
P. Barrios and H.K. Kim, "Stress-Induced Lateral Confinement of Light in Epitaxial BaTiO<sub>3</sub> Films Grown by Radio-Frequency Magnetron Sputtering", Applied Physics Letters, vol. 73, 1017 (1998).

### Corresponding Author:

Hong Koo Kim

# Ferroelectric Nonvolatile Memory Field-Effect-Transistors Based on a Novel Buffer Layer Structure

Nasir Abdul Basit and Hong Koo Kim \*

Department of Electrical Engineering, University of Pittsburgh,  
Pittsburgh, Pennsylvania 15261, U.S.A.

A ferroelectric field-effect transistor (FEFET) consists of an FET whose gate dielectric is comprised of a ferroelectric material or a stack of dielectrics with a ferroelectric layer. The application of a voltage pulse to the gate sets the direction of the ferroelectric polarization. The polarization direction controls the electrical conductance of a channel under the ferroelectric, and this can be used for nonvolatile memory devices that allow for nondestructive readout operation. Although the FEFETs offer such a unique advantage (i.e., the simplicity of its structure and operation) over the conventional approach (i.e., a structure that has a ferroelectric storage capacitor connected to a pass-gate transistor), there has been no report of realization of commercially viable FEFETs. This is attributed to the various issues related to the structure, material, and/or fabrication processes that have been investigated so far, and a major issue being the difficulty of growing electrically switchable ferroelectric films on Si substrates with good interface/channel properties and long retention time.

We report FEFET memory devices that incorporate a thin, magnesium oxide (MgO) buffer layer between a ferroelectric layer and an oxidized silicon substrate. The idea of using this two-layer-buffer structure (i.e., MgO/SiO<sub>2</sub>) for a ferroelectric gate is based on the following reasons. First, it was found that most ferroelectric films can be grown highly oriented on MgO-buffered oxidized silicon substrates. Second, MgO has been widely used as a diffusion barrier for various materials systems, because of its refractory nature. The use of a MgO buffer, therefore, is expected to result in protecting the silicon FET channel region from interdiffusion or reaction with a ferroelectric layer during device processing. Third, thermal oxidation of Si has been known to be one of the best ways of passivating silicon surfaces. Therefore, the use of a (thermally grown) SiO<sub>2</sub> buffer in conjunction with a MgO buffer will allow us to produce (and keep) FET channels of good quality.

The proposed memory devices were successfully fabricated on the MgO/SiO<sub>2</sub>-buffered Si substrates with major ferroelectric films such as Pb(Zr,Ti)O<sub>3</sub> and BaTiO<sub>3</sub>. The fabricated devices show excellent performance in ferroelectric polarization switching and memory retention, and demonstrate the scalability in device dimension and operation voltage, i.e., the devices are suitable for low voltage operation (i.e., 3 - 5 V or below) showing a sufficient memory window (1 - 2 V). The on-state channel current was found to reach a steady state after an initial, slight reduction (less than 5 percent) during the first one or two days. The off-state channel current does not show any noticeable change during this period. Retention tests over longer periods (over several weeks) were also carried out and no further degradation was detected. Regarding the fatigue of our ferroelectric films, the films do not show any noticeable degradation even after 10<sup>12</sup> cycles of polarization switching.

## Reference

Nasir Abdul Basit and Hong Koo Kim, "Growth of highly oriented Pb(Zr,Ti)O<sub>3</sub> films on MgO-buffered oxidized Si substrates and its application to ferroelectric nonvolatile memory field-effect-transistors", Applied Physics Letters, vol. 73, 3941 (1998).

Corresponding Author:  
Hong Koo Kim

## A Stenographic Character Recognition Algorithm in Neural Networks

Kim, Sang-Keun

Sookmyung University  
Department of Computer Science  
Republic of Korea

In this paper, we would study the application possibility of neural networks to the recognition process of stenographic character, applying the classification function, which is the greatest merit of those of neural networks applied to the various parts so far, to the stenographic character recognition which is relatively simple classification work. Stenographic character recognition algorithms, which recognize the characters by using some methods, have a quantitative problem that while its structure is simple, a lot of basic characters are impossible to classify into a type and qualitative one that it is not easy to classify characters for the delicacy of the character forms. In this paper, it performs a recognition of basic 126 characters and after preprocessing to the stenographic character input first, it performs learning, extracting 104 DC component and inputting them to the neural networks. The character learning outputs the character whose degree of the similarity is the highest of all, compared with the standard pattern.

Character image data which performed preprocessing procedure perform a feature extraction appropriate to the neural networks learning. That is, it exacts total 104 input DC elements considered to include data of stenographic character to some extent not to use binary data of 26 X 26 pixel into input directly. The research of using such an algorithms is that we can reduce node numbers in the middle layer more than when we use 26 X 26 pixel into input as it is, therefore we can reduce training time greatly and besides the input data, after feature extraction, can be more effective than original 26 X 26 image data in representing a feature of stenographic character. This algorithms, which had been ever applied to dynamic character like Korean languages, is considered to have more powerful effect in recognizing stenographic characters, than in the dynamic characters, to represent the core of recognition as only DC elements being extracted in the angle of four direction.

In this paper, after searching the present situation of the general research in the characters recognition by neural networks and the background of stenographic character recognition, we present the recognition system of stenographic characters by using EBP neural networks which is one of representative neural network modes. Even though this is the result of experiment under the limited environment of the basic characters, this shows the possibility that the stenographic characters can be recognized effectively by neural network system. In this system, we got 95.86% recognition rate as an average.

Corresponding Author  
Kim, Sang-Keun

# **Robust Recognition of the II-Pa Stenographic Character Images by Using Neural Networks**

Sang-Keun Kim

Hyundai Information Technology (HIT)  
Republic of Korea

In this paper, we would study the application possibility of neural networks to the recognition process of stenographic character image, applying the classification function, which is the greatest merit of those of neural networks applied to the various parts so far, to the stenographic character recognition which is relatively simple classification work.

Stenographic recognition algorithms, which recognize the characters by using some methods, have a quantitative problem that while its structure is simple, a lot of basic characters are impossible to classify into a type and qualitative one that it is not easy to classify characters for the delicacy of the character forms. Even though this is the result of experiment under the limited environment of the basic characters, this shows the possibility that the stenographic characters can be recognized effectively by neural network system. In this system, we got 90.86% recognition rate as an average.

## **1. INTRODUCTION**

As we are living in the information age in which much information is deluged, we need to develop the ability to process much information quickly. Here, the media which are able to record, keep, and process every information are essential to the information age, however media held in common by both human and machine are not numerous so much. So operative work input by keyboard may be an obstacle to promote informationalization, but it must be essential work. In selecting the way held in common by both human and machine, if it is obviously impossible to make human read disks or tapes which are exclusive for machine, it will be far easy and appropriate to make machine read printing media exclusive for human. In this meaning, it is very important task to make a computer recognize character automatically. Also neural networks, analyzing the structure of human brain as an human intellect scientific approaching way, making clear the mechanism of that process and making a computer which has a structure like it is appeared as calculation paradigm and researched for over the last 40 years to imitate the human ability image recognition part [1]. Neural network has powerful classification function and recognition ability in addition that it has the simplicity in structure, and it is expected to present a new way as a parallel data preprocessing system of "all-at-once" way in the part where the existing computer of Von Neuman pattern does not fulfill its function [2], [3], [4].

So recently the research carrying out character recognition by neural networks with powerful pattern recognition ability and fault tolerance is in progress actively. Human is able to recognize character easily but if performing this by using the present computer system, it will be very complicated exorbitantly, therefore the research area of character recognition like this is a typical example to make good use of a merit of neural network. The good results of research by neural networks with an object to English characters, figures, Japanese KANA characters were not only published abroad but also in the practicalization state and it was reported to achieve high recognized rate over 98% by neural networks in printed Hangul Korean character recognition in Korea [1].

## **2. THE PURPOSE OF RESEARCH AND EXPECTED EFFECT**

Recently the research to the development in the device of character recognition to process many documents automatically according to the information socialization is in progress actively. Also the neural networks which have a powerful function of pattern classification as a model for an artificial realization of human brain, overcoming the limit in the structure of the present computer are in the limelight [5]. Clustering or pattern recognition is defined as classifying data sets into each class according to the degree of similarity. One of the pattern recognition is the character recognition, whose methods are a template matching method, a statistical method and a structural method [6]. However a template matching method has a problem in selecting a special template for the variety of character form and a statistical method in the recognition of characters whose space between consonants and vowels is delicate, and a structural method in forming structural rule of character recognition. Recently the way by using neural networks model in character recognition is used a lot as a way of solving these problems [1]. Among some researches by neural networks, various methods in the Hangul Korean character recognition are developed as mentioned above, and it is almost in the practicalization state, but it is necessary to develop many algorithms for improvement of recognized rate in case of hand written style recognition. Also there are some researches in progress in the application part for the necessity, which are car number recognition, zip code recognition and etc., but there is not any research in the steno-

graphic character recognition except some cases [7], [8]. In this paper we would study the application possibility of neural networks to the recognition process of stenographic character image, applying the classification function, which is the greatest merit of those of neural networks applied to the various parts so far, to the stenographic character recognition which is relatively simple classification work. Stenographic recognition algorithms, which recognize the characters by using some methods, have a quantitative problem that while its structure is simple, a lot of basic characters are impossible to classify into a type and qualitative one that it is not easy to classify characters for the delicacy of the character forms. In this paper, it performs a recognition of basic 126 characters and after preprocessing to the stenographic character input first, it performs learning, extracting 104 DC component and inputting them to the neural networks [9]. The character learning outputs the character whose degree of the similarity is the highest of all, compared with the standard pattern.

### 3. AN OUTLINE OF RECOGNITION SYSTEM

The whole process of character recognition is shown as the Figure 1. Character image input by scanner is represented as 26 X 26 character image through binary process. A 26 X 26 character image deletes a noise and an isolated pixel due to the fallacy of input system, performing smoothing procedure. And then after extracting a feature of target character through feature extraction procedure, the system uses these features as neural network input data and recognizes the target character through neural networks learning.




Fig. 1 Processing Procedure of Character Recognition

#### 3-1. The Procedure of Preprocessing

The binary character image input by scanner is not able to extract feature correctly for an isolated pixel and a noise of hole or convex. It is because neural networks would be disturbed in case of such a data being made to learn a neural network as it is. Therefore it performs smoothing as a preprocessing procedure.

The original purpose of neural networks is to make neural networks recognize in the environment identical with visual data of human, so we make it a rule to preprocess input data as little as possible[10]. Therefore thinning procedure is skipped because it is considered not to affect the recognized rate or the decrease of general data number. Additionally pattern normalization as a process of input pattern is not performed, because the characteristics of stenography are considered to lose its function as a character with data in case of the change character's size and the degree of bias.

Simple smoothing methods to delete noise are a spatial filter, a nonlinear filter, a median filter and a frequency filter[9]. In this paper median filter to represent various functions, not taking a long process time. Arranging the intensity of each pixel in 3 X 3 mask in an order of size with some spot ( i, j ) in the center as following figure 2, we substitute the intensity located in the center for a new one of ( x, y ) pixel. This is shown as the following formula (1)

$$\begin{aligned}
 & (i-1, j-1) (i, j-1) (i+1, j-1) \\
 & (i-1, j) (i, j) (i+1, j) \\
 & (i-1, j+1) (i, j+1) (i+1, j+1)
 \end{aligned}$$




Fig. 2 3 X 3 Mask Performing Smoothing Operation

$$f(i, j) = g(i, j) ? M(i, j) (1)$$

Only,  $M(i, j) = 1 1 1$

1 1 1

1 1 1

We use 12 masks of thin-line preservation to prevent the thin lines are not preserved, which is the problem of multi-logical smoothing as mentioned above. The following figure 3 shows the mask for a thin-line pattern confirming.




Fig. 3 12 Thin Line Preservation Masks

This filter is very effective to preserve the change of intensity observed in the end of the character, deleting noise, not losing the sharpness of original image at the same time [11].

### 3-2. The Procedure of Extracting Feature

Character image data which performed preprocessing procedure perform a feature extraction appropriate to the neural networks learning. That is, it exacts total 104 input DC elements [9] considered to include data of stenographic character to some extent not to use binary data of 26 X 26 pixel into input directly.

The research of using such an algorithms is that we can reduce node numbers in the middle layer more than when we use 26 X 26 pixel into input as it is, therefore we can reduce training time greatly and besides the input data, after feature extraction, can be more effective than original 26 X 26 image data in representing a feature of stenographic character. This algorithms, which had been ever applied to dynamic character like Hangul, is considered to have more powerful effect in recognizing stenographic characters [12], than in the dynamic characters, to represent the core of recognition as only DC elements being extracted in the angle of four direction.




Fig. 4 The Example of DC Element Extraction for Stenographic Character " RU "

Figure 4, one of 104 DC element extraction procedures, shows the relative size of 104 DC elements for stenographic character " RU ". 104 data produced thus extract DC elements of 0, 45, 90, 135 direction, if actually we try to do a second-dimension FFT with special characters, we confirm DC elements to form a feature of that character[13]. DC element values are obtained through this procedure being integer values from 0 to 26 and we divided a value into 26 and normalized from 0.00 to 1.00 value to get a real input value.

### 3-3. Neural Networks

Neural Networks used in this paper is Feed-forward style network as a structure of multi-layer networks with one hidden-layer including input and output layer and the signal in each layer is toward only to the upper layer as following 5. Each node is set by the product sum of the output and the weight in the lower node, which is output to the upper layer by sigmoid function with the characteristic of non-linear asymmetric increase [2], [4], [14], [15].




Fig. 5 Feed-forward Neural Networks

BEP(Back Error Propagation) learning way of generalized data rule is used in neural networks learning. This is shown as follows in brief. Delta rule which represents learning procedure is

$$\Delta W_{ji} = \eta (t_{pj} - O_{pj}) O_{pi} = \eta \epsilon_{pj} O_{pi} \quad (1)$$

In case of error  $E_p$  being defined as formula 2, Delta rule of formula (1) becomes the gradient descent algorithm [14] in the spatial domain of weight error.

$$\Delta E_p = \frac{1}{2} \eta (t_{pj} - O_{pj})^2 \quad (2)$$

We could obtain a proportioned relation as formula (3) between the change in a degree of weight  $\Delta W_{ji}$  and the differential value of error.

$$\begin{aligned} \Delta E_p &= \Delta W_{ji} \cdot \Delta O_{pj} \\ \Delta W_{ji} &= -\eta \epsilon_{pj} O_{pi} \quad (3) \\ \Delta O_{pj} &= \Delta W_{ji} \end{aligned}$$

To apply the above formula (2) to the multi-layer networks, the differential value to the weight of error must be calculated. If total input value of node  $j$  is  $net_{pj}$ , this is shown as follows (4).  $net_{pj} = \sum W_{ji} O_{pi} + bias_j$  (4)

When the output value of node  $j$ , activation function is  $f_j$  is shown as following formula (5).

$$O_{pj} = f_j(net_{pj}) \quad (5)$$

Differential calculus of error is shown as follow by the Chain rule.

$$\Delta E_p = \Delta O_{pj} \cdot \Delta net_{pj} \quad (6)$$

= ? (6)

?Wji ?netpj ?Wji

The result of second calculation among two differential calculus formulas appeared in the left side of formula (6) is shown as output value of node i like formula (7).

?netpj ?

= ?Wjk Ojk = Opi (7)

?Wji ?Wji

If we define ?pj as formula (8).

?Ep

?pj = - (8)

?netpj

Thus formula (8) is considered to be associated with formula (1), hereupon ?pj is, when j is a node belonging to the output layer, is represented as formula (9) and when j is one belonging to the hidden layer, as formula (10).

?pj = ( tpj - Opj ) f j( netpj ) (9)

?pj = f j( netpj ) ??pj Wkj (10)

Using a linear function as an activation function, it is possible to transform multi-layer into single-layer of equal value, therefore we could not make good use of the merit of multi-layer. So nonlinear function as an activation function is used. Also activation function must be a sigmoid function possible to differentiate for it is necessary to differentiate in the procedure of calculating ?pj.

The characteristic of using the sigmoid function are that first, it is possible to estimate a result for output is represented as value between 0 and 1, second, differential calculus is possible and the pattern of result is very simple, thereof easy to obtain transition function for each connected line. And third, with the function of automatical gain control, when input value is small, it changes greatly, and when input value large, it changes a little [14], [15], [17]. Actually the formula used in realization is represented as follows.

?Wji(n+1) = ??pj ipi + ??Wji(n) (11)

?bias j(n+1) = ??j + ??bias j(n) (12)

Hereupon, the parameter ? is the learning rate and ? is the momentum. Controlling learning rate and momentum, we could reach the global minima effectively, reducing learning time. Also bias formula is changed as formula (12).

In this paper, learning rate 0.45 and momentum 0.7 are used and the one chooses the value used frequently in BEP algorithms, while the other chooses the optimal value within the scope of vibration not being produced through the procedure of recognition experiment.

### 3-4. Stenographic Character

Stenography was studied first in Rome in about BC 63, and in the country Korean style stenographic way called " the stenographic way of Cho-sun language" originated first in 1909. But the research of stenography had been almost discontinued by the Korean-Japanese annexation, after Liberation, it has been developed and pervaded as various stenography rule, passing by the transformation of various pattern. The stenographic marks are composed of a straight line, a curved one and a spot, which contain a peculiar character data in accordance with the size and the direction. Stenographic character of II-pa style, recognition object in this paper, forms a basic frame as figure 6, which each stroke as a petal represents one character. For the characteristic of stenographic character, the length and the angle of one character should follow a regular rule. That is, the initial sound is classified into each character in accordance with the angle of stroke and its kind that is curved or straight line. The middle sound except fold vowels is classified into each character in accordance with the length of the stroke (0.5cm, 1cm, 1.5cm) and the circle size included in the stroke. Also, fold vowels and final sounds are formed in accordance with the position in which a spot and 2mm brush is added and the direction of brush specify the character feature.




Fig. 6 The Basic Form of Stenographic Character

Among 126 representative stenographic characters, the above figure 7 represents 84 characters patterns except 42 ones of "?" line characters, "?" line characters and "?" line characters. Here, we write "?" line characters to the middle of stenographic mark with setting a circle of "?" line character apart about 45 degrees, "?" line characters with the 15mm size of "?" line characters and "?" line characters with the double size of "?" line characters in figure 8.

KA	KEO	KO	KU	KEU	KI	SA	SEO	SO	SU	SEU	SI
NA	NEO	NO	NU	NEU	NI	A	EO	O	U	EU	I
DA	DEO	DO	DU	DEU	DI	JA	JEQ	JO	JU	JEU	JI
RA	REO	RO	RU	REU	RI	CHA	CHEO	CHO	CHU	CHEU	CHI
MA	MEO	MO	MU	MEU	MI	TA	TEO	TO	TU	TEU	TI
BA	BEO	BO				PA	PEO	PO	PU	PEU	PI
BU	BEU	BI				HA	HEO	HO	HU	HEU	HI

Fig. 7 The Representative Stenographic Characters



Fig. 8 "?" Line Character Image : The Example of the Character "Kae"

#### 4. THE RESULT AND ANALYSIS OF EXPERIMENT

In this paper, after modifying character image input by scanner with 600 DPI of 300 pixel per inch by using Global Lab image board in the aspect of IBM/PC-586, we performed a recognition experiment by neural networks embodied as "C" language.

As an input of the system we used stenographic characters from which we selected 126 basic characters used basically most in the list on the actual condition of Hangul frequency published by the department of Education in 1955 and they were written by 5 non-specialist to whom we requested in accordance with the stenographic grammar.

Data of input character are distributed and input in 104 input layer nodes and hidden layer node is made to obtain optimum node number, being changed and experimented many times. Figure 9 shows the relation of recognized rate and the learning time when we make hidden layer number increase.




Fig. 9 The Recognized Rate and Learning Time in Accordance with Node Number of Hidden Layer

Figure 9 shows that recognized rate does not get higher any more over a certain node number. Also the node numbers in hidden layer of neural networks are very associated with one of input or output layer and treated as a parallel processing so learning time is reduced somewhat, however it is analyzed that learning time increases when exceeding a proper node number. 378 characters by 3 persons among 630 characters written by 5 persons are used in the learning procedure and the rest characters which are not used in learning procedure are used in our experiment. Output node sets are coded to 7, because 126 stenographic characters represent properly. As a result of our experiment, the recognized rate of each consonant and vowel is represented in table 1.

Table 1 Each Consonant Recognized Rate for Each 6 Line Character

The examples of representative fault-recognition which recognition are not performed correctly, one of which is to recognize " ?, ?, ? " characters of " ?, ?, ? " line characters as " ?, ?, ? " characters, which means that the recognition about a delicate angle difference is not achieved because the data of the initial point and the last one is not known for the characteristic of off-line.

#### 5. CONCLUSIONS

In this paper, after searching the present situation of the general research in the characters recognition by neural networks and the background of stenographic character recognition, we present the recognition system of stenographic characters by using BEP neural networks which is one of representative neural network modes. Even though this is the result of experiment under the limited environment of the basic characters, this shows the possibility that the stenographic characters can be recognized

effectively by neural network system. To practice this system, it should be able to make fold vowels, finals, connected typing and sentence omission besides basic character recognize and also we expected to achieve a lot if applying the additional algorithms to this work in accomplishing classification working in the general image. Therefore now the research of the supplement of algorithms and the reduction of fault-recognized rate or the improvement of the learning speed of BEP should be achieved simultaneously and first of all the unity of stenography style should be preceded.

#### REFERENCES

- [1] I. B. Lee, K. Y. Lee, " The Research of Character Recognition Neural Networks, " Journal of the Korea Information Science Society, Vol. 10, No. 2, pp. 27-38, 1992.
- [2] J. M. Zurada, Artificial Neural Systems, West Publishing Co., 1992
- [3] S. Y. Kung, Digital Neural Network, Prentice Hall Inc., 1993.
- [4] B. Kosko, Neural Networks for Signal Processing, Prentice-Hall, International Inc., 1992.
- [5] A. J. Maren, C. T. Harston, and R. M. Pap, Handbook of Neural Computing Application, Academic Press, 1990.
- [6] K. S. Fu, and A. Rosenfeld, " Pattern Recognition and Computer Vision," IEEE Trans. Computer Vision, pp. 274-282, Oct., 1984.
- [7] Jin-Woo, Kim, Sang-Keun, Kim, Byung-Hwa, Kim, Do-Hyun, Kim, " A Study on an On Line II- Pa Shorthand Character Recognition Using Fuzzy Inference I," Journal of Korean Institute of Telematics and Electronics in Autumn Composite Conference, Vol. 15, No. 2, pp. 682-685, 1992.
- [8] Sang-Keun, Kim with 5, " A Study on an On Line II-Pa Shorthand Character Recognition Using Fuzzy Inference II," Journal of Korean Institute of Telematics and Electronics in Automatic Control Research Composite Conference, pp. 102-105, 1993.
- [9] K. S. Fu et al., " A Syntactic Approach to Texture Analysis, " Computer Graphics and Image Processing, Vol. 7, pp. 303-330, 1978.
- [10] T. J. Seong, S. Y. Bang, " The Hangul Recognition in On-Line by Learning the Rule of Character Mixing," Journal of the Korea Information Science Society, Vol. 20, No. 3, pp. 305-316, 1993.
- [11] R. C. Gonzalez, R. E. Woods, Digital Image Processing, Addison Wesley Publishing Co., pp. 189-218, 1992.
- [12] S. W. Kim, " A Study on the Recognition of Printed Hangul Character by Using Neural Networks, " The Master's Degree Thesis, Graduate Course in Seoul National University, 1991.
- [13] S. W. Kim, Y. H. Jeon, J. H. Choi, " The Recognition of Hangul Character by Using Neural Networks," The Transaction of the Korean Institute of Electrical Engineers in Summer Conference, pp. 166-169, 1989.
- [14] S. Y. Kung, Digital Neural Networks, Prentice Hall International Inc., 1993.
- [15] P. D. Wasserman, Neural Computing, Van Nostrand Reinhold, 1989.
- [16] H. Ritter, T. Martinetz, K. Schulten, Neural Computation and Self-Organizing Maps, Addison-Wesley Publishing Co., pp. 51-58, 1991.
- [17] P. D. Wasserman, Advanced Methods in Neural Computing, Van Nostrand Reinhold, 1993.
- [18] K. T. Jang, II-Pa Style Practical Stenography, Song Won Publishing Co., 1989.

Corresponding Author  
Kim, Sang-Keun

# Migrating to Submicron Display Technology: Schottky Source/Drain Thin Film Transistor

Lawrence K Lam and Dieter G Ast

Cornell University  
Material Science Engineering  
Bard Hall, Ithaca, NY 14853

High performance, system-integrated poly-Si TFTs are required for high resolution LCD and OLED display [1]. In such displays, micron sized transistors are required to achieve good aperture ratios. There are at least two concerns in shrinking the TFTs.

The first concern in fabricating small poly-Si transistors is that as channel length shrinks to dimensions comparable to grain size, increased fluctuations in the electrical performance are expected. To reduce these fluctuations, several techniques have been reported, e.g. controlling of the morphology and location of grain boundaries in the channel via masked laser annealing [2] or removing grain boundaries altogether from the active region through seeding grains in controlled locations [3].

The second concern and also a fundamental problem is that similar to MOSFETs, short channel effects are expected to occur in micron sized poly-Si transistors. Empirically, it is found that the onset of short channel effects scales with the triple product of junction depth, gate insulator thickness, and the squared sum of the depletion layer width at source and drain [4]. This last factor is large in poly-Si thin film transistors, which typically use undoped channels.

The use of Schottky contacts on source and drain renders the junction depth, effectively, zero and thus minimizes short channel effects. Comparable shallow junctions would be difficult to fabricate via doping, since at low temperatures dopant move preferentially along grain boundaries.

Schottky source and drain, S-S/D, MOSFETs [5] have several additional advantages over conventional diffusion source and drain transistors including a simple, low cost process, low source and drain sheet resistance, immunity to latchup and superior scalability to submicron dimensions. However, S-S/D devices have lower on-currents and larger leakage current especially if the device is operated at room temperature.

Recently, Snyder et al [6], using single crystal Si, attempted to increase the on-current by using a self-aligned process, and achieved on-currents comparable to those of conventional TFTs. Nevertheless, their devices still exhibited a high leakage current when operated at room temperature. Hattori et al [7] simulated the electrical performance of S-S/D poly-Si channel Thin Film Transistors. This simulation showed that it should be possible to build devices with a very low leakage current. However, no experimental data have been reported to date for poly-Si S-S/D TFTs.

We fabricated self-aligned S-S/D TFTs using nickel-induced lateral crystallization, MILC, to form the channel [8,9,10,11]. The fabrication used a three-mask, low temperature, glass-substrate compatible, self-aligned fabrication process.

The devices, tested at room temperature, exhibited normal TFT I-V characteristics. The leakage current of 7\*10-10 Amp per micron gate width prior to hydrogenation was similar to that measured in conventional poly-Si TFTs, but the on-current was a factor 10 lower.

The devices fabricated to date have gate lengths from 5um to 30um. To investigate scaling to smaller dimensions, we are now fabricating TFTs with a gate length down to 0.25 um and below. In addition, we are attempting to fabricate MILC-TFTs in which the location of the grain boundary is controlled. We will report on the results of both efforts at the meeting.

## References

- [1] Standford Research Inc. "Flat Panel Display", ASIA SID Display Conference, Korea, October 1998.
- [2] J.S. Im, R.S. Sposili, M.A. Crowder, H. Cho, S.H. Christiansen, and K. Adib, Abstract A.3.6, Fall Meeting 98, Materials Research Society, Boston, Mass, Nov 30 - Dec 4, p. 15
- [3] H. Tanabe and H.A. Atwater, Abstract A.3.10, Fall Meeting 98, Materials Research Society, Boston, Mass, Nov 30 - Dec 4, p. 15
- [4] J R Brews, W Fichtner, E H Nicollian and S M Sze, IEEE Electron Dev Lett. EDL-1, 2 (1980)
- [5] M P Lepseiter and S M Sze, Proc. IEEE, 1400 (1968).
- [6] J P Snyder, C R Helms, and Y Nishi, Appl. Phys. Lett. 67 (10), pp. 1420 (1995).
- [7] R Hattori, Y Tanida and J Shirafuji, MRS Symp. Proc. Vol. 345, pp. 217 (1994).
- [8] S-W Lee and S-K Joo, IEEE Electron Dev Lett. EDL 17, 160 (1996)
- [9] H Kim, D Ast, Applied Physics Letters, Jan. 1998.

[10] L K Lam, D Ast, Proceedings of Electrochemical Society, Boston MA, Nov., 1998  
[11] L K Lam, D Ast, Applied Physics Letters, submitted, 1998.

**Corresponding authors:**  
Lawrence K Lam & Dieter Ast

## Reduction of Coupling Noise in Data-Line Arrays

Dong-Sun Min\* and Dietrich W. Langer

Department of Electrical Engineering  
University of Pittsburgh  
Pittsburgh, PA 15261, USA

\*Now at Networking & Computing Systems Group, Motorola Inc., Austin, TX 78721

The continuous drive to increase the density of integration necessitates among others the scaling down of the pitch of data-line arrays, e.g. the pitch of bit-lines (BL) and word-lines (WL) in DRAMs. A scaled down pitch, however, increases the coupling capacity between data-lines and increases therefore the induction of spurious signals - or noise - in those lines, which are adjacent to one, that carries a signal. This problem has been well recognized and, in order to overcome it for BL arrays, several line-twisting techniques have been proposed. In particular, one method (1) is presently utilized to suppress inter-BL coupling noise by twisting BL pairs (TBL). This method, however, does not at all reduce intra-BL pair noise, which in memories of Gbit-density is more dominant than the inter-BL noise. Furthermore, additional chip-area is needed for at least four twists and four dummy cells - thus reducing the area that was gained due to the smaller pitch.

We propose a novel method for twisting multiple BL-pairs (MTBL) that is superior to all previously proposed methods (2). In particular, it alleviates both inter-BL and intra-BL noise and needs a smaller additional area for twisting when compared to the conventional TBL method (3). Our method can also be extended to WL arrays (4).

The advantage that our method of twisting data lines has, was explored by HSPICE simulations and it was validated by soft-error rate measurements on appropriately fabricated test chips. DRAM test chips with different BL pitches were designed and fabricated utilizing both the conventional TBL and our proposed MTBL schemes. Each test chip was comprised of a 256-Mbit memory array with non-COB type stacked capacitor memory cells. BLs are made of polycide and another layer of polycide is used for the crossing portion in the BL twisting area. BL layer thickness is also varied according to the BL pitch to implement the exact ratio of the coupling capacitance to the total BL capacitance for each DRAM generation. For example, BL layer thicknesses of 0.18- $\mu$ m (256-Mbit DRAM) and 0.14- $\mu$ m (1-Gbit DRAM) are used for the BL pitch of 0.6- $\mu$ m and 0.28- $\mu$ m, respectively.

At the 1-Gbit level of integration, in our MTBL scheme - compared to the conventional TBL scheme - the chip area penalty due to twisting is reduced from 6.5% to 2.3% and the BL coupling noise is reduced by 45%. At the 256-Mbit level, when the proposed technique is applied to both the BL and WL structures, we achieved a 64% coupling noise reduction compared to the conventional TBL and WL schemes. Faster data access time can also be expected when the proposed technique is applied to BL and/or WL structures.

- (1) H. Hideka et al., IEEE J. Solid-State Circuits 24, 21 (1989); M. Aoki et al., IEEE J. Solid-State Circuits 24, 889 (1989)
- (2) D.-S. Min et al., IEEE J. Solid-State Circuits, to be published June 1999.
- (3) D.-S. Min and D.W. Langer, Electronics Letters, 33, 1382 (1997)
- (4) D.-S. Min et al., Electronics Letters, 34, 1296 (1998)

Corresponding Author  
Dietrich W. Langer

## **Scalability of SOI into future deep submicron CMOS technology**

Effendi Leobandung

IBM Semiconductor Research and Development Center  
Hopewell Junction, NY  
USA

Scalability of SOI into deep submicron CMOS technology is discussed. Issues that are unique to SOI such as saturated threshold voltage lowering and ac switching characteristics, and their relations to technology scaling, will also be discussed. We will show that as the technology is scaled to high performance and lower operating voltage, SOI maintains its advantage over comparable bulk technology. A design point for 0.13  $\mu$ m SOI technology is presented to show the SOI advantages. Using the same off-current criteria, it is shown that SOI have 25% faster inverter and 40% faster NAND compared to bulk technology. Also for the comparable speed, SOI offers 50% power savings compared to the bulk technology.

# Long Wavelength (1.3 $\mu$ m) Quantum Dot Vertical Cavity Surface Emitting Lasers Grown Directly on GaAs Substrates

J. A. Lott, N. N. Ledentsov\*, V. M. Ustinov\*, Zh. I. Alferov\*, and D. Bimberg#

Air Force Institute of Technology, Wright-Patterson AFB OH, USA 45433

\*A. F. Ioffe Physico-Technical Institute, St. Petersburg, Russian Federation

#Technical University of Berlin, Berlin, Germany

We have designed, grown, fabricated, and characterized vertical cavity surface emitting lasers (VCSELs) containing quantum dot (QD) active regions. Our VCSELs are grown directly on GaAs (100) substrates and contain AlAs-GaAs and AlO-GaAs distributed Bragg reflectors (DBRs). They are the first GaAs-based VCSELs to emit near 1.3  $\mu$ m.

Future generations of optical interconnect, switching, and optical processing systems will require large and dense monolithic arrays of efficient, ultra-low threshold current VCSELs. Ultra-low threshold currents

in the nano-Ampere range are necessary to reduce heat dissipation and cross talk in large 2D arrays, as well as to increase the modulation bandwidth of the devices. Long wavelength (1.3  $\mu$ m and 1.55  $\mu$ m) VCSELs could potentially serve as low-cost and high-performance light sources for long-haul networks, as well as for high-speed optical data links. However, the performance of today's long wavelength VCSELs still lags behind that of their shorter wavelength (0.85 and 0.98  $\mu$ m) counterparts. In fact, a severe problem for long wavelength VCSELs is the lack of suitable lattice-matched DBRs. For example, mirrors composed of InGaAsP/InP layers have a small index contrast and rather poor thermal properties as compared to GaAs/AlAs mirrors. For emission at 1.3  $\mu$ m, an InGaAsP/InP Bragg mirror with 50 or more periods is

required to achieve the mirror reflectivity required for lasing. Although it is possible to construct long wavelength VCSELs by fusing AlGaAs DBRs to an InGaAsP active region, the fabrication process is complicated and the overall device efficiency remains poor.

A promising approach for the realization of high efficiency, long wavelength VCSELs is the use of QDs as the active gain media [1]. Quantum dots provide the ultimate limit of size quantization in solids. Their quasi-delta function density of states and strong confinement of electron and hole wavefunctions results in increased exciton oscillator strength and ultra-high material gain and differential gain. In theory, QD lasers should have the lowest threshold current densities and highest temperature stabilities. Quantum dots composed of InAs or InGaAs surrounded by GaAs or AlGaAs, and grown directly on (100) oriented GaAs substrates can emit in the range 0.8 to 1.8  $\mu$ m [2]. In contrast, InGaAs quantum wells are limited to about 1.1  $\mu$ m. Quantum dot edge-emitting lasers with room temperature (RT), continuous wave emission at 1.2  $\mu$ m have recently been demonstrated [3]. In parallel, we have now developed and demonstrated RT VCSELs grown directly on GaAs substrates that emit at wavelengths up to 1.3  $\mu$ m.

## References

- [1] J. A. Lott et al., "Vertical Cavity Lasers Based on Vertically Coupled Quantum Dots", *Electronics Letters* 33 (13), pp. 1150-1151 (19 June 1997).
- [2] D. Bimberg et al., "Applications of Self-Organized Quantum Dots to Edge-Emitting and Vertical Cavity Lasers", *Physica E3*, pp. 129-136 (1998).
- [3] N. N. Ledentsov et al., unpublished (1999).

Corresponding author:

Dr. James Lott, US Air Force major

# MOVPE Growth, Piezoelectric and Optical Properties of Strained <111>-Oriented In<sub>y</sub>Ga<sub>1-y</sub>As/Al<sub>x</sub>Ga<sub>1-x</sub>As MQWs and their Possible Application to Optoelectronic Devices

Soohaeng Cho, Jongseok Kim, A. Sanz-Hervé, and A. Majerfeld\*

Department of Electrical and Computer Engineering  
CB425, University of Colorado, Boulder, CO 80309, USA

P. Tronc

Laboratoire d'Optique Physique  
Ecole Supérieure de Physique et de Chimie Industrielles  
10, rue Vauquelin, 75231 Paris - Cedex 05, France

C. Villar

Departamento de Tecnología Electrónica  
E.T.S.I. Telecomunicación, UPM  
Ciudad Universitaria, 28040 Madrid, Spain

B. W. Kim

Electronics and Telecommunications Research Institute  
P.O. Box 106, Yusong, Taejon, 305-600 Korea

The growth of compound semiconductor structures oriented in the <111> crystallographic directions has received increasing attention due to the special properties of these structures, particularly for strained Quantum Well (QW) structures. The presence of a Piezoelectric (PE) field inside the QWs and an opposite field in the barriers provide additional parameters to engineer the potential profile of the QWs and the drift field in the barrier regions. Thus, the PE field alters the optical and transport properties of both electrons and holes. In addition, the strain in the well regions modifies substantially the confined energies and effective masses of the heavy and light hole states and the split-off valence band states. We have recently reported the achievement of very high quality GaAs/AlGaAs MQW structures grown by MOVPE on (111)A oriented substrates [1]. In this paper we report on the piezoelectric and optical properties of the first strained InGaAs/GaAs and InGaAs/AlGaAs QW structures grown on (111)A substrates by MOVPE. This advance in the fabrication and physics of <111> strained QW structures opens new possibilities for their incorporation in various devices. The application of such QW structures exploiting the piezoelectric effect for novel optoelectronic devices will be discussed.

## Reference

[1] A. Sanz-Hervé, Soohaeng Cho, Jongseok Kim, A. Majerfeld, C. Villar, and B.W. Kim, "Effect of the Growth Parameters on the Luminescence Properties of High-Quality GaAs/AlGaAs Multiquantum Wells on (111)A Substrates by Metal Organic Vapor Phase Epitaxy," *J. of Crystal Growth*, 195, 558 (1998).

\* Corresponding author  
Prof Arnoldo Majerfeld

## Wide-Angle, Low-Loss Y-Branch Waveguide for Integrated Optics

Dong-Sun Min\* and Dietrich W. Langer

Department of Electrical Engineering  
University of Pittsburgh  
Pittsburgh, PA 15261, USA

\*Now at Networking & Computing Systems Group, Motorola Inc., Austin, TX 78721

A new wide-angle, low-loss, symmetrical Y-branch waveguide is proposed and verified using beam propagation method (BPM) and optical beam shape measurements. The waveguide configuration utilized GaAs-AlGaAs multiple quantum well (MQW) ribs for lateral confinement in the planar guiding region underneath. This Y-branch structure was fabricated easily without any additional process step. Together with utilization of the multi-mode interference effect, a local decrease of the waveguide ridge in the wedge part of the Y-branch reduces the radiation loss. The design of the Y-branch lead us to expect a radiation loss of 2.2 dB at a branch angle of 6° (with the index difference  $(n/n)$  as small as 7.1 (10-4 at a wavelength of 870 nm in the TE fundamental mode. The actual measurement indicated a loss of 3.9 dB. This value has to be compared with the expected loss in a conventional Y-branch, which amounts to 12.6 dB. The proposed method yields corresponding advantages for waveguide designs with higher  $(n/n)$  ratio and can also be adapted in combination with S-branch designs.

Branching of waveguides is essential in integrated optics. It is used in power dividers/combiners in modulators, switches, interferometric devices, and semiconductor laser arrays. Both geometrical size and radiation loss of optical waveguide devices are critically determined by the bend and branch requirements. Therefore, design and realization of compact and low-loss branches are of great interest in integrated optics applications.

Conventional single mode Y-branches are widely used because of the simplicity of their fabrication. However, they suffer severe radiation losses in excess of 3 dB at branch angles greater than 2° (3° resulting in poor device performance in contrast ratio and cross talk. Consequently, proper separation of the interacting waveguide arms demands very long dimensions with these narrow branch angles. On the other hand, compact Y-branches, which are necessary for high-density integrated optics, incur unacceptable losses.

Previously we proposed and evaluated a novel Y-branch rib-waveguide structure using two different numerical approaches (1). Our innovation utilizes simultaneously the multi-mode interference effect to convert the input single-mode to a double-mode near the Y-branch region and the refraction of electromagnetic plane waves, which are obliquely incident upon a planar interface between two dielectric regions, by means of a refractive index change at the Y-junction area, which in turn is caused by a local decrease of the waveguide ridge.

Now we compare the expected results with our actual experimental results for branching angles of 4, 6 and 7 degrees and for conventional and our innovative branching structures.

### Reference

(1) D.-S. Min et al., SPIE Proc., 3006, 459 (1997); or also: Fiber Integrated Opt. 16, 331 (1997)

Corresponding Author

Dietrich W. Langer

## Novel AlGaN-based UV photodetectors bridge biology and electronics

E. Muñoz<sup>a</sup>, E. Monroy<sup>a</sup>, F. Calle<sup>a</sup>, M.A. Sánchez<sup>a</sup>, E. Calleja<sup>a</sup>,  
F. Omnes<sup>b</sup>, P. Gibart<sup>b</sup>, F. Jaque<sup>c</sup> and I. Aguirre de Cácer<sup>c</sup>

a) ETSI Telecommunicación, C. Universitaria  
U. Politécnica Madrid, 28040 Madrid, Spain

b) CRHEA-CNRS, Parc Sophia Antipolis  
rue Bernard Gregory, 06560 Valbonne, France

c) Dpto. Física de Materiales, Univ Autónoma Madrid  
28049-Madrid, Spain

In the recent years, the depletion of the stratospheric ozone layer has alerted the scientific community about the risks of a solar ultraviolet (UV) radiation overexposure. Biological and medical research have confirmed the very important role of the UV-B (320-280 nm) and UV-A (400-320 nm) bands on the Earth biosystem, and on human health. The biological action of the solar UV radiation has a strong dependence with the wavelength. The details of such biological damage function depend on the specific biological process being studied (erythema or skin-sunburn, DNA damage, plant damage, germicidal effects, bacteria killing, skin cancer, etc.). There are also well known cases where the UV exposure produces very beneficial effects (UV therapy, vitamin D production, etc.), and again these positive UV effects are wavelength dependent.

It is thus very important to assess the biological and medical effects of the UV radiation by using accurate, low cost UV detectors. The required bio-UV detector should have a spectral response to match the selected action spectrum. Until now, action fitting has been pursued by using low gap semiconductor detectors and by inserting optical filters and phosphor layers in the optical path. This approach implies filter polarization, temperature and stability effects, and bulky and expensive solar UV detector heads.

Recently, it has been recognized that AlGaN-based photodetectors are excellent candidates for the detection of the UV radiation (3.5 eV to 6.2 eV range). In this paper it will be shown that AlGaN-based UV photodetectors for biomedical and environmental applications can be fabricated. AlGaN alloys were grown on sapphire substrates by low-pressure metalorganic vapor phase epitaxy at CRHEA-CNRS (Valbonne), and on [111] Si substrates by gas-source molecular beam epitaxy (Madrid).

Because of its practical importance for human beings, the erythema (skin sunburning) action has been extensively studied (three exponential segments), and we will take this response to illustrate our approach. This erythema biological action is fitted by selecting the proper Al mole fraction, and absorption slope and tail. The below-the-gap spectral response is now quite important. Al0.34Ga0.66N photodiodes show a very good approximation to the erythema response. Besides, GaN/AlGaN photodiode arrays, with different Al mole fractions, can be fabricated and weighted electronically to fit practically any UV biological action weight function. These novel AlGaN UV detectors will help to conduct biomedical and environmental research on the action of the solar UV radiation on living species.

### References

- [1] E. Monroy, et al., "AlGaN: Si Schottky barriers with high responsivity", *Appl. Phys. Lett.* 73, 2146 (1998)
- [2] E. Monroy et al., "GaN-Based Solar-Ultraviolet Detection Instrument", *Applied Optics* 37, 5058 (1998).

Corresponding Author  
Dr Elias Muñoz Merino

# MONTE CARLO SIMULATION OF IMPACT IONIZATION AND LIGHT EMISSION IN PSEUDOMORPHIC HEMT's

L. Rossi, A. Di Carlo\*, L. Tocca, A. Bonfiglio, M. Brunori, P. Lugli  
INFM-Dept. Electronic Engineering  
University of Roma "Tor Vergata"  
Italy

G. Meneghesso, E. Zanoni  
INFM-Dept. Electronic Engineering and Computer Science  
University of Padova  
Italy

G. Zandler  
Physics Dept.  
TU-Muenchen, Germany

We have developed a Monte Carlo code to simulate hot carrier effects in pseudomorphic high electron mobility transistors (PM-HEMT).

We show that, under bias conditions close to the breakdown of the device, there is generation of holes due to impact ionization processes. Such phenomena occur under the gate and close to the gate-drain region.

We show that, under bias conditions close to the breakdown of the device, there is generation of holes due to impact ionization processes. Such phenomena occur under the gate and close to the gate-source region. The generated hole radiatively recombine with electrons (electroluminescence) in the gate-source region. In order to calculate the HEMT electroluminescence we have developed a self-consistent tight-binding approach.[1] This allows us to describe electronic and optical properties of nano-structured devices beyond the usual envelope function approximation and to account for strain, band non-parabolicity, and indirect band gap at the same time. Optical properties within the tight-binding approach are obtained by using a recent developed theory which allows to calculate those properties without introducing new fitting parameters.

By using the distribution function as obtained by the MC simulation and the TB calculation we are able to calculate the electroluminescence spectra of the HEMT and to show how the bias induced bending of the quantum well forming the channel allows radiative recombinations of electrons and holes even from levels normally forbidden under flat band condition. The calculated electroluminescence agree well with experimental data. Furthermore, we observe that the emitted light is mainly polarized in the in-plane direction since the levels have essentially a heavy-hole character.

## Reference

[1] A. Di Carlo, S. Pescetelli, M. Paciotti, P. Lugli, M. Graf, Solid State Communications 98, 803 (1996).

[\*] Corresponding author  
Prof Aldo Di Carlo

## SPM-Assisted Nanofabrication for Nanoelectronics

V. Safarov(1), V. Bouchiat(1), H.Dallaporta(1) D. Tonneau(1), J.Gautier(2)

(1) GPEC, Faculté des Sciences de Luminy, case 901  
Université de la Méditerranée, 13288, Marseille, France

(2) LETI, CEA, Grenoble, France

The techniques of nanofabrication based on the use of Scanning Probe Microscopes (STM,AFM) are presented.

The first one is related to the bottom-up technology and consists in direct patterning by local decomposition of a gaseous compound under the tip of a scanning tunnel microscope. The technique does not require UHV environment and allows the deposition of metallic nanowires and dots as small as 2 nm and separated by less than 2 nm which fits the requierments for fabrication of Single Electron Transistors working at room temperature.

The second one is up-bottom technology and consists in local oxidation of silicon or metallic layers by an AFM. In the case of H-passivated Si the oxide patterns serve as masks for the pattern transfer into the substrate by selective etching. In the case of thin metallic films (Ti, Nb) the oxide is formed on whole thickness of the film and serves to isolate the structures and to create the tunnel junctions.

The electrical characteristics of nanoFET fabricated on SOI and of a quantum point contact on Nb films are presented.

Corresponding author:

Dr V. Safarov

## Automated Internet Measurement Laboratory AIM-Lab

H. Shen<sup>1</sup>, M. S. Shur<sup>1</sup>, and T. A. Fjeldly<sup>1,2</sup>

<sup>1</sup> Department of Electrical, Computer, and Systems Engineering  
Rensselaer Polytechnic Institute,  
Troy, NY 12180-3590

<sup>2</sup> UniK - Center for Technology  
Norwegian University of Science and Technology  
N-2007 Kjeller, Norway.

The emergence of the Internet as a recognized medium of the information exchange has opened up new opportunities for remote operation of electronic equipment and for sharing not only data or text but also samples over the WEB. Remote-distance interactive learning is another important emerging trend. The Internet is an ideal medium for remote instruction purposes. Its ubiquity and protocol standards make data communication and front-end graphical user interfaces (GUIs) easy to implement. The use of the Internet in remote education can be greatly enhanced by adding an experimental component, i.e., running experiments over the Internet.

Here we discuss the development of an Internet-based remote laboratory on semiconductor device characterization. This laboratory, named Automated Internet Measurement Lab (AIM-Lab) [1], together with our circuit simulator AIM-Spice [2], is used in conjunction with courses on semiconductor devices and circuits [3]. These courses might be offered to remote students on a global scale allowing them to obtain hands-on experience in semiconductor device characterization. This removes a major obstacle for establishing a boundless and complete remote engineering education curriculum. As an added benefit, AIM-Lab technology offers the students the opportunity to work with sophisticated equipment, of the kind they are more likely to find in an industrial setting, and which may be too expensive for most schools to purchase and maintain.

The implementation of AIM-Lab is based on a client/server architecture. The server, written in Microsoft Visual C++, includes two main components. One of them is a TCP/IP (Transmission Control Protocol/Internet Protocol) server socket that receives commands sent over the Internet. The second component, the Hardware Abstraction Layer (HAL) interfaces between the instrument driver and the higher levels of the server. It sends the commands to the instrument driver, which uses the HPIB IEEE 488.2 standard protocol to drive the instruments.

Java is the programming language of choice on the client side, since it offers the flexibility of a GUI design, convenient network programming, and platform independence. The client has a pop-up window that provides GUI interactions to the user, and also handles communication directly with the server. All the user has to do is to access the Web site [1], open the client window, and set the parameters for the experiment. The experimental specifications are then transferred via the TCP/IP client socket to the server, and the measurement results are returned to the client for graphical presentation. We plan to expand the AIM-Lab into a network of lab-sites where the collaborating groups develop different lab modules to be shared between the universities within the network.

### References:

- [1] See <http://hina.ecse.rpi.edu/shur/remote>
- [2] See <http://www.aimsice.com/>
- [3] T. A. Fjeldly, T. Ytterdal, and M. Shur, *Introduction to Device Modeling and Circuit Simulation*, John Wiley & Sons, New York, (1998).

Corresponding Author  
Professor Michael S. Shur

## Obtaining High Purity 6H-SiC Single Crystals by Annealing

Dong Hyuk Shin and Svetlana I. Vlaskina\*

Dongguk University  
Dept of Physics  
Pildong 3-26, Chung-ku  
Seoul 100-715, KOREA

\*Institute of Semiconductor Physics  
Ukrainian National Academy  
Prospect Nauki, 45  
Kiev 252650, Ukraine.

6H-SiC single crystals grown by sublimation Lely method or Tairov method generally have high impurity concentrations due to unintended nitrogen dopants. Available doping concentrations of n-type 6H-SiC wafers range from mid 10<sup>17</sup>cm<sup>-3</sup> to 10<sup>19</sup>cm<sup>-3</sup> while for p-type 6H-SiC the minimum doping concentration is even higher. On the other hand, higher purity 6H-SiC single crystals are desirable for many device applications. For example, high purity 6H-SiC single crystals will allow fabrication of Schottky diodes with very large breakdown voltage since the breakdown voltage is limited by the thickness of the voltage blocking layer. Currently, the high purity voltage blocking layers are grown by epitaxy and hence they are limited in thickness.

We have studied the annealing behavior of 6H-SiC single crystals at high temperature. Heavily nitrogen doped (ND-NA ~ 10<sup>19</sup>cm<sup>-3</sup>) 6H-SiC crystals were annealed in vacuum at 1870-2270K. The physical properties of the initial and the annealed crystals have been studied using Hall effect measurements, optical transmission, and photoluminescence. When the crystal was annealed for 90min at 2220K, the carrier concentration was reduced from 10<sup>18</sup>-10<sup>19</sup>cm<sup>-3</sup> to 10<sup>15</sup>-10<sup>16</sup>cm<sup>-3</sup> and the mobility was increased accordingly from 40-60cm<sup>2</sup>/Vs to 100-200cm<sup>2</sup>/Vs. The reduction of carrier concentration is caused by the diffusion of the impurity atoms from the bulk to the surface which are then removed by evaporation. It has been also observed that the main donor level is changed from 0.1eV to 0.7eV after annealing. The new deep donor level is attributed to the Si vacancies or to the nitrogen atoms replacing Si atoms in the SiC lattice.

The result may be used to produce 6H-SiC crystals of very low impurity concentrations which are desirable for many device applications.




Fig. 1. Temperature dependence of the free carrier concentrations in 6H-SiC crystal before annealing (curve 1) and after annealing at 2220K for 2hrs (curve 2).




Fig. 2. Temperature dependence of the mobility of 6H-SiC crystal before annealing (curve 1) and after annealing at 2220K for 2hrs. (curve 2).

Corresponding Author:  
Prof Dong Hyuk Shin

## Two Dimensional Hole Gas Induced by Piezoelectric and Pyroelectric Charges

M. S. Shur, and A. D. Bykhovski, and R. Gaska

Center for Integrated Electronics and Electronic Manufacturing  
and Department of Electrical, Computer, and Systems Engineering  
Rensselaer Polytechnic Institute  
Troy, NY 12180, USA

The pyroelectric and piezoelectric effects play an important role in AlGaN/GaN/InGaN based heterostructures [1-3]. Very high values of the two-dimensional (2D) electron sheet density (up to  $3 \times 10^{13} \text{ cm}^{-2}$ ) have been both predicted theoretically and demonstrated experimentally in AlGaN/GaN Heterostructure Field Effect Transistors. Recently, it was suggested that piezoelectric effects could induce the 2D-hole gas [4]. We will present the results of the band structure calculations for a gated AlGaN/GaN heterostructure with undoped AlGaN layer and a lightly doped p-type GaN layer. These calculations are based on the analytical self-consistent solution of the Poisson and Schrödinger equations at the heterointerface and on the calculations of the spontaneous and piezoelectric polarization as functions of the lattice mismatch based on the theory of elasticity. The results confirm that piezoelectric and pyroelectric charge can induce the 2D-hole gas at the AlGaN/GaN heterointerface. The densities of the 2D-hole gas exceeding  $10^{13} \text{ cm}^{-2}$  can be obtained in a p-type or even in nominally undoped GaN. (Our calculations show that in an n-type GaN, the hole 2D-gas might be very difficult to induce.) The metal/AlGaN/GaN band structures have been calculated for different doping levels with and without accounting for the effects of spontaneous polarization. The results suggest that piezoelectrically induced 2D-hole gas can be used for the reduction of the base spreading resistance in AlGaN/GaN-based Heterostructure Bipolar Transistors.

### References:

1. A. Bykhovski, B. Gelmont, and M. S. Shur, *J. Appl. Phys.* 74(11), 6734-6739 (1993)
2. E. T. Yu, G. J. Sullivan, P. M. Asbeck, C. D. Wang, D. Qiao, and S. S. Lau, *Appl. Phys. Lett.* 71 (19), 2794 (1997).
3. M. S. Shur, A. D. Bykhovski, R. Gaska, and M. A. Khan, *GaN-based Pyroelectronics and Piezoelectronics*, in *Semiconductor Homo- and Hetero-Device Structures*, M. Francome and C. E. C. Wood, Editors, Academic Press, to be published
4. *Compound Semiconductor Electronics: The age of Maturity*, Editor M. S. Shur, (World Scientific, New Jersey, 1996), p. 89.
5. Colin Wood, Private communication (Feb, 1997)
6. Bykhovski, A. D., Gelmont, B. L., and Shur, M. S., *J. Appl. Phys.* 81 (9), 6332-6338 (1997).
7. Bernardini, F., Fiorentini, V., Vanderbilt, D. *Phys. Rev. B* 56 (16), 10024-10027 (1997).
8. AIN: L. E. McNeil, M. Grimsditch, and R. H. French, *J. Am. Ceram. Soc.* 76, 1132 (1993).  
GaN: V. A. Savastenko and A. U. Sheleg, *Phys. Stat. Sol. A* 48, K135 (1978).
9. Martin, G., Botchkarev, A., Rockett, A., and Morkoç, H., *Appl. Phys. Lett.* 68 (18), 2541-2543 (1996).

### Acknowledgement

The Office of Naval Research (Project Manager J. Zolper) has supported this work.

Corresponding Author  
Professor Michael S. Shur

# An Advanced Approach to Extracting Small Signal Model Parameters of MOSFETs from Measured S-Parameters

Feng Tian, Volker Breuer and Georg Boeck

Technical University Berlin, Dept. of Electric Engineering  
10587 Berlin / Germany

By the aid of the open-structure and normal structure measurements, not only the intrinsic parameters but also the extrinsic inductances, resistances and capacitances of the small signal equivalent circuit of MOSFETs are extracted from the measured S-parameters. Especially, taking the parasitic capacitances in consideration should make the extracted intrinsic parameters more accurate. The reliability of the approach is verified through the correspondence between measured and modeled S-parameters in GHz regime.

## References:

- S. Lee et al , "A Novel Approach to Extracting Small-Signal Model Parameters of Silicon MOSFET's", IEEE Microwave and Guided Wave Letters, Vol. 7, No. 3, March 1997, pp. 75-77.
- D. Lovelace et al , "Extracting Small-Signal Model Parameters of Silicon MOSFET Transistors", IEEE MTT-S Int. Microwave Symp. Dig., 1994, pp. 865-868.

## Corresponding Author:

Feng Tian

## **Applying Selective Liquid-Phase Deposition to the Fabrication of FETs with Excellent Characteristics**

Ching-Fa Yeh, Chien-Hung Liu, Shou-Chen Wang and Yu-Jei Hsiao

Institute of Electronics & Department of Electronics Engineering  
National Chiao-Tung University  
Hsinchu, Taiwan

This work emphasizes on the application of a novel technique- selective liquid-phase deposition (S-LPD) to the source/drain contact hole formation for FET devices. Because of the demands on the damage-free metal/semiconductor interface, we have developed the S-LPD to replace the conventional reactive ion etching (RIE). The n+/p junction diode has been found having low reverse leakage[1]. The S-LPD method is also proved able to form submicron contact holes as well as RIE. In addition to the low cost in apparatus, the device processes can be simplified and reliable much more than conventional processes. The MOSFET devices fabricated with the S-LPD process have shown the excellent device performance as following: relatively low gate leakage, high output characteristics, low subthreshold swing and high effective mobility. These results are all attributed to the plasma-free process in S-LPD.

### **Reference**

[1] Ching-Fa Yeh, C.H.Liu and J.L.Su, "Novel Contact Hole Fabrication Using Selective Liquid-Phase Deposition Instead of Reactive Ion Etching", IEEE Electron Device Letters, vol.20, no.1, January, 1999.

### **Corresponding Author:**

Ching-Fa Yeh

## Factors limiting the maximum operating voltage of microwave devices

Enrico Zanoni, Gaudenzio Meneghesso  
University of Padova, Italy

Aldo Di Carlo, Paolo Lugli, Lorenzo Rossi  
University of Rome II, Italy

The University of Padova, in collaboration with the University of Rome II has carried out a study of hot electron effects, breakdown and reliability in FETs, HEMTs and HBTs. The work has provided new data, obtained by means of experimental techniques and Monte Carlo simulations, concerning the maximum voltage limitations of advanced microwave devices.

The breakdown behaviour of pseudomorphic GaAs-based HEMTs, InP-based HEMTs and HBTs and of SiC JFETs has been studied in detail using DC electrical measurements, frequency dispersion of transconductance, Deep Level Transient Spectroscopy (DLTS), electroluminescence. In particular, electroluminescence measurements have demonstrated that the on-state breakdown of HEMTs is due to a positive feedback mechanism triggered by the holes generated by impact-ionization: (i) generated holes travel in the channel, in the AlGaAs layers and in the substrate, from the high electric field region near the drain towards the source; (ii) once they reach the source region, they thermalize and recombine with electrons, giving rise to emission of photons having the bandgap energy; (iii) the holes accumulated in the source access and substrate region enhance the injection of electrons from the source into the channel; (iv) this enhanced electron current at its turn enhances impact-ionization, leading eventually to on-state device breakdown.

This effect is particularly dangerous in InP-based HEMTs, which adopt In0.53Ga0.47As as channel material: the narrow bandgap of In0.53Ga0.47As induces significant impact-ionization even at low applied voltages. Moreover, the electron impact-ionization coefficient of In0.53Ga0.47As does not follow the usual linear dependence on  $\exp(1/F)$  ( $F$  = electric field), so that ionization is not negligible even at low  $F$ . Finally, the thermal coefficient of the impact-ionization is positive, thus leading to potential electro-thermal positive feedback mechanisms which can induce premature breakdown and burn-out. Despite these limitations, breakdown voltages of InP-based HEMTs can be improved by a clever design of the device (i.e. by adoption of high barrier Schottky layers, InGaAs/InP composite channels, recessed gate structures, p-buffers with backside contacts for removing generated holes).

Impact-ionization effects have been studied also in high breakdown voltage 6H SiC JFETs. Results show that the multiplication factor  $IG/ID$  decreases at increasing temperature (the usual behaviour observed in both Si and GaAs); however, several anomalous effects have been observed, such as: frequency dispersion of the transconductance and kink effects at low temperature, decrease of off-state breakdown voltage at increasing the temperature. These effects have been correlated with the presence of incompletely ionized impurities and of deep levels, as suggested by DLTS.

Reliability problems can also limit the applicability of all kind of FET devices at high voltages, due to failure mechanisms induced by hot carriers. During this work we have carried out extensive device accelerated testing and we identified failure mechanisms induced by hot carriers in both GaAs-based pseudomorphic HEMTs and InP-based HEMTs. In particular, trap creation in the gate recess region of pseudomorphic HEMTs has been observed after hot carrier testing, giving rise to kinks in the output I-V characteristics, drain current and transconductance decrease, increase of transconductance frequency dispersion. Drain resistance increase and degradation of the access regions has been found in InAlAs/InGaAs HEMTs on InP. InAlAs surface degradation with trap creation seems to be responsible for the damage. In general, a careful control of the characteristics of surfaces and interfaces seems to be crucial for a good hardness against hot carrier degradation, the most critical region being the recessed gate area, where surface damage may also be induced by plasma treatments and/or wet etching. The adoption of an InP 'passivation' layer on top of the InAlAs greatly improves the reliability of InP HEMTs.

The research also addressed pulsed testing of microwave devices. A Transmission Line Pulse (TLP) system has been implemented, which provides square current pulses of  $<1$  ns risetime, 100 ns and 500 ns duration. The system is completely computer controlled and allows recording of current and voltage during the pulse by means of fast oscilloscopes and current probes. Several experiments can be done using this set-up: (i) the output characteristics of power microwave devices can be measured in avoiding or reducing self-heating effects, thus approximating as much as possible ideal isothermal measurements; (ii) triggering of on-state and off-state breakdown phenomena can be studied and 'snap-back' (negative resistance) of I-V characteristics can be observed; (iii) by increasing the amplitude of the current pulse, failure mechanisms induced in microwave devices by Electrical OverStress

(EOS) and ElectroStaticDischarge (ESD) can be emulated and studied. GaAs-based and InP-based HEMTs, as well as power MESFETs have been TLP tested. Results confirm the positive feedback mechanism previously described, which determines on-state breakdown behavior. Monte Carlo simulations show that accumulation of holes and modulation of drain current requires 10ps - 200ps to take place. In the following, the research will analyze both experimentally and theoretically these dynamic breakdown effects.

#### References

G. Meneghesso, A. Mion, Y. Haddab, M. Pavesi, M. Manfredi, C. Canali, E. Zanoni, "Hot carrier effects in AlGaAs/InGaAs high electron mobility transistors: Failure mechanisms induced by hot carrier testing", *J. Appl. Phys.*, vol. 82 (11), pp. 5547-5554, 1997.

A. Neviani, G. Meneghesso, E. Zanoni, M. Hafizi, and C. Canali, "Positive temperature dependence of the electron impact ionization coefficient in In0.53Ga0.47As/InP HBTs", *IEEE Electron Device Letters*, vol. EDL-18 (12), pp. 619-621, 1997.

G. Meneghesso, R. Oesterholt, A. Neviani, T. Liu, M. Matloubian, J. Brown, C. Canali, E. Zanoni, "On-State and Off-State Breakdown in GaInAs/InP Composite-Channel HEMTs with Variable GaInAs Channel Thickness", *IEEE Trans. on El. Dev.*, vol. ED-46 (1), p. 1, 1999.

#### Corresponding Author:

Prof Enrico Zanoni

# VLSI-Compatible Multiemitter Heterojunction Bipolar Transistors with Enhanced Logic Functionality

Alexander Zaslavsky

Div. of Engineering, Box D  
Brown University  
Providence, RI 02912, U.S.A.

As microelectronic circuits progress towards greater integration, increasing device functionality and decreasing fabrication complexity is crucial. Many proposed systems-on-a-chip integrate standard CMOS transistors with enhanced functionality single-electron or tunneling devices, without addressing the fabrication issues or the disparate operating regimes (such as cryogenic temperatures) that some of these devices require. This work presents multiemitter Si/SiGe npn heterojunction bipolar transistor (HBT) with enhanced logic (an exclusive or gate in a single device) that works at room temperature and is fully VLSI-compatible, as it can be fabricated in a technological BiCMOS process.

The key idea in our multiemitter HBT is to replace a real base contact with a second emitter.<sup>1</sup> The n-Si/p-Ge0.2Si0.8 emitter-base junction is doped heavily, while the narrow SiGe base is left floating. The emitter-base diode I(V) characteristic allows emitter contacts to extract the base majority carriers under reverse bias by interband tunneling. Transistor operation is obtained by grounding one of the emitter contacts and biasing the other one high: the small tunneling current flowing in the reverse-biased emitter-base junction controls the large injected electron current in the other, forward-biased emitter-base junction. Excellent transistor characteristics are observed, with dc current gain  $\beta = 400$  in large-area devices, identical to HBTs with a standard base fabricated from the same material.<sup>2</sup>

Emitter contact symmetry leads to enhanced logic functionality, as a single device suffices for an exclusive or function. With one of the emitters biased low (grounded) and the other high ( $V_{E2} = 2.5$  V), the collector current is high (in the mA range) regardless of which emitter is low, whereas biasing both emitters high leads to a negligible collector current characteristic of a floating base transistor. More than two symmetric emitter contacts can lead to more complex logic, such as the ornand function in a single, three-emitter device.

The multiemitter HBT is compatible with the BiCMOS process using lateral etching and selective regrowth of the base-emitter SiGe/Si layer sequence reported in the literature.<sup>3</sup> The only required modification is that, instead of a single emitter stripe, two emitter stripes separated by the minimum lithographic distance are opened simultaneously. The lateral etching and regrowth with p-SiGe results in a connected base that fills the laterally etched cavity, while the n-Si emitter growth follows in the emitter stripes. All other HBT processing steps remain unchanged, as does the compatibility with the CMOS process flow. Consequently, the multiemitter HBT appears particularly promising for BiCMOS circuits: it offers enhanced logic functionality without any penalty in process complexity or operating conditions.

## References

- [1] Z. S. Gribnikov and S. Luryi, "Article comprising a bipolar transistor with a floating base", U.S. patent 5,461,245, August 1994;
- [2] K. Imamura, M. Takatsu, T. Mori, Y. Bamba, S. Muto, and N. Yokohama, "Proposal and demonstration of multi-emitter HBTs", Electron. Lett. 13, 459 (1994).
- [3] A. Zaslavsky, S. Luryi, C. A. King, and R. W. Johnson, "Multi-emitter Si/GexSi1-x heterojunction bipolar transistor with no base contact and enhanced logic functionality", IEEE Electron Dev. Lett. 18, 453 (1997).
- [4] C. A. King, Y. O. Kim, and K. K. Ng, "Lateral etching and filling of high aspect ratio nanometer-sized cavities for silicon device structures", Appl. Phys. Lett. 73, 2947 (1998).

Corresponding Author:  
Prof. Alex Zaslavsky

## **NANOELECTRONICS**

## **SCALPEL - the Cutting Tool for Sub-0.1 $\mu$ m Lithography**

J. Murray Gibson

University of Illinois  
Dept. of Physics  
1110 W. Green St.  
Urbana, IL 61801

Serious difficulties lie on the road to sub-0.1  $\mu$ m manufacturing, and lithography is prime amongst these. SCALPEL is an electron projection lithography technique which promises a solution. It uses differential electron scattering by a mask and a SCALPEL aperture (Scattering with Angular Limitation Projection Electron Lithography) to obtain contrast. Because it is a projection technique, it allows much higher speed than direct-write. Major progress has been made by the group at Lucent Bell Laboratories and their collaborators, and I will review this. My own group has worked on space charge issues and is now working on novel electron-optical designs for SCALPEL. In my talk I will discuss the progress and future issues.

## Prospects of Quantum Devices Based on III-V Compound Semiconductors

Hideki Hasegawa

Research Center for Interface Quantum Electronics (RCIQE)  
and Graduate School of Electronics and Information Engineering  
Hokkaido University,  
Kita-13, Nishi-8, Sapporo 060-8628, Japan

The purpose of the paper is to discuss the prospects of the quantum devices based on III-V compound semiconductors as the key devices for the next generation electronics. The paper reviews recent results obtained on Si-based and III-V based quantum devices, including those obtained in SED project (a Japanese national project on "Single Electron Devices and High Density Integration" for 1996-2,000, Head Investigator H. Hasegawa), and those obtained by the author's group at RCIQE. Then, their future prospects are discussed.

Recent developments have emphasized room-temperature or near room-temperature operations of metal-based single electron transistors (SETs) and Si-based SETs. However, not much attention has been paid so far to the prospects of their high-density integration. Attention has been paid neither to basic circuit performances like voltage gain, although almost all the SETs reported previously exhibited voltage gains below unity.

For realization of ULSIs based on quantum devices, several material and device related key issues should be addressed in addition to issues related the system architecture. First, a suitable technology for formation of high-density arrays of position- and size-controlled ultrasmall wires or dots should be established. Second, a suitable device technology for the construction of quantum devices on these structures should be created. Secondly, these devices should operate room temperature with acceptable high performances. Additionally, the structure of these devices should be suited for planar integration.

From these viewpoints, it is discussed in this paper that the prospects of the III-V quantum devices are good and worthwhile further pursuing toward key devices in future electronics. Use of selective MBE or MOVPE growth technique now allows self-organized formation of high density arrays of ultrasmall wires and dots. Use of new gate structures such as Schottky in-plane gate (IPG) and wrap gate (WPG) has realized high temperature operating GaAs and InGaAs SETs with voltage gain larger than unity[1]. IPG quantum wire transistors(QWTrs) can realize logic circuits near the quantum limit near room temperature. IPG QWTrs with single electron charging by suitable dots promise low power, high speed and large scale memory[2].

### References

- [1] Y. Sato, H. Okada, K. Jinushi, H. Fujikura, and H. Hasegawa: Jpn J. Appl. Phys. 38 (1999) 2210.
- [2] H. Okada, T. Sato, K. Jinushi, and H. Hasegawa, presented at 1998 Conf on New Phenomena in Mesoscopic Structures (NPMS'98), Dec. 7-11 (1998), Kauai, Hawaii.

Dr Hideki Hasegawa

## Room-Temperature Single Electron Devices by Scanning Probe Process

Kazuhiko Matsumoto

Electrotechnical Laboratory, MITI,  
1-1-4, Umezono, Tsukuba, 305-8568, Japan

In order to attempt room temperature operation of single electron devices, fabricating feature sizes on the order of a few nanometers is required. Developing this capability is a challenging issue in current nanoelectronics research. For this purpose a new nano-fabrication process that surpasses the resolution of conventional techniques has been invented. This process utilizes the conducting probe of an atomic force microscope(AFM) as an ultra-small cathode to anodize the surface of a 2 nm thick titanium layer which has been evaporated on top of an atomically flat sapphire substrate. Using this technique 10 nm wide lines of titanium oxide have been written, and these lines have been utilized as planar tunnel junctions. Subsequently, single electron transistor, and single electron memory devices were fabricated with minimum feature sizes of 8 nm. The single electron transistor shows one by one electron transfer through the nanostructure at room temperature. Coulomb blockade phenomena such as Coulomb gap, staircase, and oscillation have also been observed. In the single electron memory, 10 electrons have been stored in the memory node for as long as 600 seconds at room temperature, and a hysteresis loop has been observed. This implies that room temperature operation of a memory device which utilizes only a few electrons is now possible at room temperature. These results demonstrate that practical use of such devices may be possible in the near future, and further demonstrate the considerable potential in using a scanned-probe based process for nanofabrication.

- [1] K. Matsumoto, et. al., Technical Digest of International Electron Device Meeting p.449 (1998).
- [2] K. Matsumoto, Proceedings of IEEE, Vol. 85, No. 4, p. 612 (1997).

## Straddle-Gate Transistor: Transistors in the Limit of Useful Field-Effect\*

Sandip Tiwari

School of Electrical Engineering and Cornell Nanofabrication Facility,  
Cornell University, Ithaca, NY 14853

Tunneling between the source and the drain is shown to limit the channel length of ann-channel MOSFET to approximately 10 nm for a stand-by current- and power-constrained design. This limit is a fundamental constraint in the use of field-effect and similar to the length scale of a ballistic FET 1. We show, using theoretical simulations and experimental measurements, that by changing the electrical length of the transistor between the off-state and the on-state, it is possible to make low power devices that are useful down to approximately 10 nm. Straddle-gate transistors 2 are examples of such a device and they are compatible with ultra-small memory structures such as the quantum-dot memory 3.

Straddle-gate transistors employ a gate structure with multiple threshold voltage: lower adjacent to the source and drain (the straddle regions) and higher in the control channel (the inner gate region). When the device is off, both regions are off and channel length is longer. When the device is on, the higher threshold voltage controls the device operation. The threshold voltage modulation can be achieved by having a thinner oxide under the straddle region or by employing multiple work-functions, e.g., metals or SiGe in combination with poly-silicon. During the on-state, the inversion channel under the straddle regions provide carriers. This replacement of the extrinsic doped region by an inversion region leads to improvement in planarity of the conduction close to the surface/oxide interface and hence also improved sub-threshold conduction and output conductance. A straddle region with a threshold voltage  $\sim 4kT$  lower than the control gate is necessary for operation with acceptable resistance. I will summarize theoretical results from a straddle-gate design coupled to the back-plane approach 4 in order to achieve an efficient electrostatic design capable of reaching the

10 nm gate length. Much of the discussion will be w.r.t. a structure consisting of a 10 nm tungsten gate, 10 nm poly-silicon side-wall straddles, a 1.8 nm oxide on a 16 nm thick silicon with a 6 nm back oxide between the silicon and the back-plane and simulated using DAMOCLES 5 - a Monte Carlo Boltzmann Transport Equation solver. Simulations of the structures show  $4.5 \times 10^{-12} \text{ cm}^{-2}$  sheet carrier density in the on-state in the region under the straddle gate. The conductivity of this region is better than that of the doped regions used currently. Thus, source resistance from the inversion region remains controlled. Also, since it is very thin, the electrostatics of the structure are akin to that of a 30 nm gate length structure. Even with a threshold voltage of  $\sim 0.6$  V, consistent with low intra-band tunneling, transconductances exceeding 1000 mS/mm are obtained together with very low output conductance (75 mS/mm), low threshold voltage change with channel length, linear transfer characteristics, and low sub-threshold conduction. The straddle gate regions behave like the screen electrode of a pentode isolating the inner gate region and confining the carrier transport close to the oxide/silicon interface.

I will also report experimental results on structures where the oxide thickness was changed in order to achieve the straddle action. These measurements confirm the suppression of off-state current in a straddle-gate transistor due to the modulation of the channel length. They also show improvement in properties that can be directly ascribed to the injection from a thin inversion region rather than a thicker doped region.

This paper will summarize the nature of the tunneling limits in the operation of the field-effect device, the unique character of the straddle-gate transistor in having a modulatable channel length without sacrificing output conductance and gate control, and the scaling of its dynamic behavior for low power.

1. F. G. Pikus and K. Likharev, *Appl. Phys. Lett.*, 71, p.3661 (1997)
2. S. Tiwari, J. J. Welser, and P. Solomon, *Tech. Dig. of IEDM*, p.737 (1998)
3. J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, *IEEE Electron. Dev. Lett.*, 18, p.278 (1997)
4. I. Y. Yang, C. Vieri, A. Chandrakasan, and D. A. Antoniadis, *Tech. Dig. of IEDM*, p.877 (1995)
5. M. V. Fischetti and S. E. Laux, *DAMOCLES* - a software program from IBM

\*Work partially supported by DARPA through grant N66001-97-1-8908 and by IBM Corporation. This work is a collaboration with J. J. Welser, A. Kumar, P. Solomon, and the Silicon Laboratory of IBM and is gratefully acknowledged.

## **OPTOELECTRONICS AND PHOTONICS - II**

## **Toward mid and far IR intraband lasers based on hot carrier phenomena in quantum wells and superlattices**

Alexandre A. Andronov

**Institute for Physics of Microstructures  
Russian Academy of Sciences,  
Nizhny Novgorod, GSP-105 60360 Russia**

For many applications there is a need of semiconductor sources in the range from far to mid IR. Existing and emerging semiconductor lasers of the sort: p-Ge hot hole FIR lasers, mid IR quantum cascade lasers and quantum fountain laser do not meet many of the application needs. In particular they do not operate in the region between far and mid IR.

I will give a review of new approaches to achieve intraband far and mid IR lasing based on hot carrier phenomena in MQW structures under lateral transport. The idea is to achieve lasing due to hot carrier accumulation in the upper higher mass states (like in the Gunn effect) and to the existence of allowed optical transitions between the upper and lower states.

I will discuss the results for the emission and transport properties of three different types of MQW structures: p-type strained InGaAs/GaAs structures with delta doped barriers, p-type strained InGaAs/GaAlAs structures, and n-type

GaAs-AlAs structures. In the latter case, the laser mechanism is related to hot electron accumulation in X-valleys of AlAs. A detailed evaluation of the parameters of this Hot Electron Intervalley Transfer Quantum Well Laser, based on Monte-Carlo simulations, will be presented.

Attempts to achieve lasing in MQW structures and related problems will be discussed.

### **Brief bio sketch of the author:**

Dr. Alexandre A. Andronov is a Corresponding Member of the Russian Academy of Sciences and a Member of the American Physical Society. He is the Deputy Director and Head of the Physics of Superconductivity Department at the Institute for Physics of Microstructures of the Russian Academy of Sciences. He is also Professor and Chair in Quantum

Radiophysics of the Nizhny Novgorod State University. Dr Andronov graduated from the Radiophysical Faculty of Gorky (Nizhny Novgorod) State University. His first Russian scientific degree (Candidate of Science) was received in 1969 from The Radiophysical Faculty of the Gorky (Nizhny Novgorod) State University for the work in theoretical plasma physics (theory of antenna and cyclotron instabilities in plasmas) under supervision of Vitaly L. Ginzburg. Since 1970 Dr Andronov is involved in studying different types of instabilities in the solid state (in semiconductors and superconductors) and also in hydrodynamics. His second Russian Scientific Degree (Doctor of Science) received in 1987 from the Ioffe Institute for works on population inversion and stimulated FIR emission of hot holes in germanium. Dr Andronov is the recipient of the 1987 State Prize for works on population inversion and stimulated FIR emission of hot holes in germanium. His main current scientific interests are in the creation of Far and Mid IR lasers based on hot carrier nonequilibrium phenomena in semiconducting quantum wells and superlattices and in particular in the development of Hot-Electron Intervalley Transfer Quantum Well Lasers.

# **High frequency circuits based on GaAs-PHEMT technology for modern sensor and communication systems**

Michael Schlechtweg

Fraunhofer IAF, Tullastr. 72  
79108 Freiburg, Germany

Past high frequency systems have been driven mainly by technology push rather than by market pull. However, the demands of todays communication and sensor systems are driving the technologies to the limits. Terrestrial and satellite data links operating in the millimeter-wave range from 20 GHz to 60 GHz are emerging as a powerful means to bring a wide range of services to homes and businesses. Automotive sensors at 77 GHz are going to set new standards in terms of driving comfort and safety. Fiber-optic data transmission systems operating at 40 Gb/s are under intensive investigation.

For related applications, Monolithic Integrated Circuits based on PHEMT technology feature performance, functionality, reliability, and competitive price. In this presentation, the potential of PHEMT ICs for communication and sensor applications up to 100 GHz is discussed. The following topics will be addressed:

- PHEMT characteristics
- Application of coplanar waveguide technology for RF ICs
- Millimeter-wave multifunctional ICs and power amplifiers
- Mixed-Signal ICs and OEICs

Author:

Dr. Michael Schlechtweg

## Distributed Balanced Photodetectors for RF Photonic Applications

Ming C. Wu, M. Saiful Islam and Tai Chau

UCLA, Electrical Engineering Department, 66-147D Engineering IV,  
Los Angeles, CA 90095-1594

Balanced photodetectors are of great interest to analog fiber optic links because they can suppress the relative intensity noise (RIN) of lasers and the amplified spontaneous emission noise (ASE) from erbium-doped fiber amplifiers (EDFA). When used in conjunction with an external modulator with complementary outputs, shot noise-limited system performance can be achieved [1]. In order to fully exploit the advantages of the balanced systems, balanced photodetectors with high saturation photocurrents and broad bandwidth are required. Monolithically integrated balanced photodetectors offer superior performance (broader bandwidth, better matching of photodiodes) and reduced packaging cost. However, most of the integrated balanced photodetectors reported to date have low saturation photocurrents and are not suitable for analog applications.

Previously, we have reported a novel distributed balanced photodetector [2] in the InP/InGaAs material system. It integrates two velocity matched distributed photodetectors (VMDP) with a microwave coplanar waveguide (CPW). This new device inherits the basic advantages of the VMDP, namely, broad bandwidth and high saturation photocurrent [3]. In this paper, we reported on the optimized performance of the monolithic balanced distributed photodetector. A high signal-to-noise (SNR) and large suppression of the laser RIN over a broad range of input powers has been observed in the RF photonic links employing the balanced VMDP. The relative intensity noise (RIN) of a semiconductor distributed feedback laser has been suppressed by 17 dB, and the RF signal has been enhanced by 6 dB. A common mode rejection ratio greater than 27 dB has been achieved. To the authors' knowledge, this is the first report of monolithic distributed balanced photodetectors. The experimental results indicate that the distributed balanced photodetector will have a major impact on most RF photonic systems.

This project is supported in part by ONR MURI on RF Photonics, National Radio Astronomy Observatory, and UC MICRO.

- [1] L.T. Nichols, K.J. Williams, R.D. Esman, "Optimizing the Ultrawide-band photonic link," IEEE Trans. Microwave Theory and Techniques, vol. 45, no. 8, pp. 1384 -1389, 1997.
- [2] M.S. Islam, T. Chau, S. Mathai, A. Rollinger, A. Nespoli, W.R. Deal, T. Itoh and M.C. Wu, "Distributed Balanced Photodetectors for RF Photonic Links" International Topical Meeting on Microwave Photonics (MWP 98), Princeton, New Jersey, 12-14 Oct, 1998.
- [3] L. Y. Lin, M. C. Wu, T. Itoh, T. A. Vang, R. E. Muller, D. L. Sivco, and A. Y. Cho, "High-Power High-Speed Photodetectors - Design, Analysis, and Experimental Demonstration," IEEE Tran. Microwave Theory and Techniques, Vol. 45, pp. 1320-1331, 1997.

## WOfE-99 COMMITTEES

Dr Leo Esaki Honorary Chair  
Office of Chairman  
Science and Technology Promotion Foundation of Ibaraki  
2-1-6 Sengen, Tsukuba  
Ibaraki 305-0047 JAPAN  
TEL: 81-298-60-6801  
FAX: 81-298-60-6802

Dr Klaus von Klitzing Honorary Chair  
Max-Planck-Institut fur Festkorperforschung  
Heisenbergstrasse 1  
7000 Stuttgart 80  
Federal Republic of Germany  
TEL: 011-49-711-6891  
FAX: 011-49-711-6891 722  
email: klitzing@klizix.mpi-stuttgart.mpg.de

Dr Yoon Soo Park Chair  
Office of Naval Research  
800 North Quincy Street  
Arlington, VA 22217-5660  
TEL: 703-696-5755  
FAX: 703-696-2611  
email: parky@onr.navy.mil

Dr Michael Shur Co-Chair  
Electrical, Computer, and Systems Engineering and  
Center for Integrated Electronics and Electronics Manufacturing  
Room 9017, CII, Rensselaer Polytechnic Institute  
110 8-th Street, Troy, New York 12180-3590  
TEL: (518) 276-2201  
FAX: (518) 276-2990  
Sec'y: (518) 276-6724  
Email: shurm@rpi.edu  
URL: <http://hina.ecse.rpi.edu/shur/>  
proposed paper: "Why is 2D high-field electron drift velocity smaller than for 3D electrons?"

Dr Michel Dyakonov European Co-Chair  
Laboratoire de Physique Mathematique, cc 070  
Universite Montpellier II  
34095 Montpellier  
France  
TEL: (33) 4 67 14 32 52  
FAX: (33) 4 67 14 42 34  
email: dyakonov@lpm.univ-montp2.fr

Dr Fritz Schuermeyer Past Chair  
Wright Laboratory  
WL/AADD  
Wright Patterson AFB, OH 45433-7319  
TEL: (937) 255 1874 ext 3472  
FAX: (937) 255 2306  
email: fritz@el.wpafb.af.mil

Dr Gernot S. Pomrenke Publications Chair  
AFOSR/NM  
Mathematics and Space Sciences Directorate  
Air Force Office of Scientific Research  
Ballston Common Towers II  
801 N. Randolph Street, Room 732  
Arlington VA 22203  
TEL: 703-696-8426 (or -8573)  
FAX: 703-696-8450  
email: gernot.pomrenke@afosr.af.mil

Dr Elias Munoz Merino Publicity Chair  
Dpto. Ingenieria Electronica  
Univ Politecnica Madrid  
E.T.S.I. Telecommunication  
28040 Madrid, Spain  
TEL: +34-1-336-7321  
FAX: +34-1-336-7323  
email: elias@die.upm.es

Dr Serge Luryi Secretary  
Department of Electrical Engineering  
State University of New York at Stony Brook  
Stony Brook, NY 11794-2350  
TEL: (516) 632 8420  
FAX: (516) 632 8494  
email: sluryi@sbee.sunysb.edu

Dr George H. Narode Treasurer  
Department of Electrical, Computer, & Systems Engineering  
Jonnson Engineering Center 6030  
Rensselaer Polytechnic Institute  
Troy, New York 12180-3590  
TEL: 518-276-6071  
FAX: 518-276-6261  
email: narode@ecse.rpi.edu

**PROGRAM COMMITTEE**

Dr Lester Eastman Program Chair  
Electrical Engineering Department  
Cornell University  
425 Phillips Hall  
Ithaca, NY 14853  
TEL: (607) 255 4369  
FAX: (607) 255-4742  
email: lfe@iiv.tn.cornell.edu

Dr Jimmy Xu Program Co-Chair  
Dept of Electrical and Comp Engineering  
University of Toronto  
10 King's College Rd  
Toronto, ONT M5S 3G4  
Canada  
TEL: (416) 978 8734  
FAX: (416) 971 2626  
email: xujm@eecg.utoronto.ca

Dr Michael Stroscio Program Committee  
US Army Research Office  
Research Triangle Park  
NC 27709-2211  
TEL: (919) 549 4242  
FAX: (919) 549 4310  
email: Stroscio@aro.ncren.net  
Dr Robert J. Trew Program Committee  
Director of Research  
U.S. Department of Defense  
4015 Wilson Blvd., Suite 209  
Arlington, VA 22203  
TEL: (703) 696-0363  
FAX: (703) 696-0569  
Email: trewrj@acq.osd.mil

**STEERING COMMITTEE**

Dr John Santiago (US)  
Lieutenant Colonel, US Air Force Chief  
Electrical and Computer Engineering  
(EOARD) European Office of Aerospace Research and Development  
223/231 Old Marylebone Road  
London NW1 5TH UK  
TEL: +44-(0)171-514-4526 (commercial)  
FAX: +44-(0)171-514-4960  
e-mail: jsantiago@eoard.af.mil

Dr Hideki Hasegawa (Japan)  
Research Center for Interface Quantum Electronics  
Hokkaido University  
North 13 West 8, KITA-KU  
Sapporo, 060 JAPAN  
TEL: +81-11-757-1163  
FAX: +81-11-757-1165  
email: hasegawa@ryouko.rciqe.hokudai.ac.jp

Dr Tetsuhiko Ikegami (Japan)  
CEO & President  
NTT Advanced Technology Co.  
1-1-3, Gotenyama, Musashino-shi  
Tokyo 180, JAPAN  
TEL: +81-(0)422-48-5511, +81-(0)422-49-1431  
FAX: +81-(0)422-48-7000, +81-(0)422-40-7621  
email: ikegami@crystal.ntt-at.co.jp

Professor Hiroshi Iwai, PhD (Japan)  
Dept. of Advanced Applied Electronics  
Interdisciplinary Graduate School of Science and Technology  
Tokyo Institute of Technology  
4259 Nagatsuta, Midori-ku  
Yokohama, 226-8502, Japan  
TEL: +81-45-924-5471  
FAX: +81-45-924-5487  
Email: h.iwai@ieee.org

Dr Dae Mann Kim (Korea)  
Dean of Graduate School  
Dept. Electronic and Electrical Engineering,  
Pohang University of Science and Technology(POSTECH), San-31, Hyoja-dong,  
Nam-ku, Pohang, Kyungbuk, 790-784, Republic of Korea  
FAX: 011-82-562-279-2903  
TEL: 011-82-562-279-2003/2233  
e-mail: dmkim@vision.postech.ac.kr

Dr Manijeh Razeghi (US)  
Dept of Electrical Engineering  
Northwestern University  
Evanston, IL 60208-3118  
Tel: (708) 491-7251  
Fax: (708) 467-1817  
email: razeghi@eecs.nwu.edu

Dr Trey Smith (US)  
Vice President, Advanced Technology  
Compaq Computer Corporation  
P.O.Box 602000 - MS 110605  
Houston, TX 77269-2000  
TEL: (281) 514 6123

FAX: (281) 518 3519  
email: [trey.smith2@compaq.com](mailto:trey.smith2@compaq.com)

Dr Jong Chun Woo (Korea)  
Professor, Department of Physics  
Seoul National University  
Seoul 151-742, Korea  
TEL: +82-2-880-6597  
FAX: +82-2-871-7507  
email: [jcwoo@power1.snu.ac.kr](mailto:jcwoo@power1.snu.ac.kr) [email has local delivery problems]

Dr Tor Fjeldly (Norway)  
Norwegian University of Science and Technology  
Department of Physical Electronics, NTNU, N-7034=20  
Trondheim, Norway  
TEL: +47 7359 2713  
FAX: +47 7359 1441  
email: [tor.fjeldly@fysel.ntnu.no](mailto:tor.fjeldly@fysel.ntnu.no)

Dr Andrew Steckl (US)  
Nanoelectronics Laboratory  
899 Rhodes Hall  
University of Cincinnati  
P. O. Box 210030  
Cincinnati, OH 45221-0030 USA  
TEL: (513) 556 4777  
FAX: (513) 556 7326  
email: [a.steckl@uc.edu](mailto:a.steckl@uc.edu)

Dr Dietrich W. Langer (US)  
Department of Electrical Engineering, 348 BEH  
University of Pittsburgh  
Pittsburgh, PA 15261  
Tel: (412) 624 9663  
Fax: (412) 624 8003  
email: [dwl@ee.pitt.edu](mailto:dwl@ee.pitt.edu)

Dr Albert Zylbersztein (France)  
Director of the Bagneux Laboratories  
France Telecom  
CNET - DTD - BAG (Centre National d'Etudes des Telecommunications)  
196 avenue Henri-Ravera BP 107  
92225 Bagneux Cedex France  
TEL: +33 1 42 31 7341  
FAX: +33 1 42 31 7405  
email: [albert.zylbersztein@bagneux.cnet.fr](mailto:albert.zylbersztein@bagneux.cnet.fr)

Dr Paul J. Tasker (UK)  
Semiconductor and Microelectronics Group  
Cardiff School of Engineering  
University of Wales CARDIFF

PO Box 917, Newport Road, Cardiff CF2 1XH  
U.K.  
TEL: +44(0) 1222 874423  
FAX: +44(0) 1222 874420  
email: Tasker@cf.ac.uk

Dr Guenter Weimann (Germany)  
Director, Fraunhofer Institute for Applied Solid State Physics  
Tullastrasse 72  
D-79108 Freiburg  
Germany  
TEL: +49 (0) 761 5159 410  
FAX: +49 (0) 761 5159 400  
email: info@iaf.fhg.de

#### **SESSION ORGANIZERS and CHAIRS**

Prof Joe Campbell (US)  
University of Texas  
UT/PRC/MER R9950  
Austin, TX 78712  
TEL: 512-471-9669  
FAX: 512-471-5625  
email: jcc@mail.utexas.edu  
Session: Optoelectronics and Photonics

Dr Marco Cocito (Italy)  
Head, Optical Systems and Technology  
CSELT, Italy  
email: marco.cocito@cselt.stet.it  
Session: Wireless, Telecommunication, and Systems

Dr Sorin Cristoloveanu (France)  
Director of Research CNRS  
Directeur du Laboratoire de Physique  
des Composants a Semiconducteurs  
ENSERG, 23, rue des Martyrs, BP 257  
38016 Grenoble CEDEX 1 - France  
TEL: (011) 33-4-76 85 60 40  
FAX: (011) 33-4-76 85 60 70  
email: sorin@enserg.fr  
Session: SOI and MEMS

Prof Daniel Dapkus (USA)  
W. M. Keck Professor of Engineering  
Departments of Electrical Engineering  
and Materials Science  
University of Southern California  
504 Powell Hall  
Los Angeles, CA 90089-0271  
TEL: 213-740-4414  
FAX: 213-740-6022

email: [dapkus@mizar.usc.edu](mailto:dapkus@mizar.usc.edu)  
Session: Optoelectronics and Photonics

Dr Mitra Dutta (USA)  
Army Research Office  
PO Box 12211  
4300 South Miami Blvd  
Research Triangle Park, NC 27709  
TEL: 919 549 4314  
FAX: 919 549 4348  
email: [dutta@aro-emh1.army.mil](mailto:dutta@aro-emh1.army.mil)  
Session: Emerging Microelectronic Materials

Dr. Herbert Goronkin (USA)  
Motorola Inc.  
2100 East Elliot Rd.  
AZ34/EL508  
Tempe, Arizona 85284  
TEL: (602) 413 5908  
FAX: (602) 413 4278/5934  
email: [AFGV60@email.sps.mot.com](mailto:AFGV60@email.sps.mot.com)  
Session: Physical Phenomena and Quantum Devices

Dr Letitia Paige Harrison (US)  
Associate Director for Electronics/Electro-Optics  
ONR Europe  
223 Old Marylebone Road  
London, NW1 5TH England  
Tel: +44-171-514-4922  
Fax: +44-171-723-6359  
Email: [Lharrison@onr.eur.navy.mil](mailto:Lharrison@onr.eur.navy.mil)  
Session: Optoelectronics and Photonics

Dr. Toshiaki Ikoma (Japan)  
President  
Texas Instruments Japan Limited  
Aoyama Fuji Building  
3-6-12 Kita-Aoyama, Minato-ku, Tokyo, 107, Japan  
TEL: +81-3-3498-2110  
FAX: +81-3-3498-1089  
E-mail: [ikoma@ti.com](mailto:ikoma@ti.com)  
Session: ULSI

Prof Dr Hiroshi Iwai (Japan)  
Dept. of Advanced Applied Electronics  
Interdisciplinary Graduate School of Science and Technology  
Tokyo Institute of Technology  
4259 Nagatsuta, Midori-ku  
Yokohama, 226-8502, Japan  
TEL: +81-45-924-5471  
FAX: +81-45-924-5487

Email: h.iwai@ieee.org

Session: ULSI

Prof Kostya K. Likharev (USA)

Department of Physics

SUNY @ Stony Brook

Stony Brook, NY 11794-3800

TEL: (516) 632-8159

FAX: (516) 632-8774

email: klikharev@ccmail.sunysb.edu

Session: Nanoelectronics

Prof Arnoldo Majerfeld (USA)

Department of Electrical and Computer Engineering

University of Colorado at Boulder

Boulder, CO 80309-0425

TEL: (303) 492-7164

FAX: (303) 492-2758

E-mail: majerfel@boulder.colorado.edu

Session: Physical Phenomena and Quantum Devices

Dr Edgar Martinez (USA)

email: martinez@el.wpafb.af.mil

Prof Suk-Ki Min (Korea)

School of Electronics and Information Engineering

Korea University, Seochang Campus

Chochiwon, Chubgnam 339-700 Korea

TEL: +82-415-860-1354

FAX: +82-415-863-5775

e-mail: minsk@hard.korea.ac.kr

Session: Emerging Microelectronic Materials

Dr Eugenio Moreno (Spain)

email: dfsegm0@ps.uib.es

Session: SOI and MEMs

Dr Yoon Soo Park (USA)

Program Director, Optoelectronics

Office of Naval Research

800 North Quincy Street

Arlington, VA 22217-5660

Tel: 703-696-5755

Fax: 703-696-2611

e-mail: <parky@onr.navy.mil>

Session: Plenary

Prof Manijeh Razeghi (USA)

Director, Centre for Quantum Devices

Northwestern University

Evanston, IL 60208-3118

TEL: (708) 491-7251

FAX: (708) 467-1817  
email: razeghi@eecs.nwu.edu  
Session: Physical Phenomena and Quantum Devices

Professor Enrico Sangiorgi (Italy)  
DIEGM·University of Udine  
Via delle Scienze 208  
Udine 33100 Italy  
TEL: (011) +39-432-558284  
FAX: (011) +39-432-558251  
Email: sangiorgi@picolit.diegm.uniud.it  
Session: Physical Phenomena and Quantum Devices

Dr Fritz Schuermeyer (USA)  
Wright Laboratory  
WL/AADD  
Wright Patterson AFB, OH 45433-7319  
TEL: (937) 255 1874 ext 3472  
FAX: (937) 255 2306  
email: fritz@el.wpafb.af.mil  
Session: Physical Phenomena and Quantum Devices

Dr Paul M. Solomon (USA)  
IBM T.J.Watson Research Center  
P.O.Box 218  
Yorktown Heights, NY 10598  
TEL: (914) 945 2841  
FAX: (914) 945 3623  
email: solomon@watson.ibm.com  
Session: Materials and Devices

Prof Simon M. Sze (Taiwan)  
President  
National Nano Device Laboratories, NSC  
1001-1, Ta-Hsueh Rd., Hsinchu, Taiwan 30050, R.O.C.  
TEL: +886-3-571-3079  
FAX: +886-3-573-5670  
E-mail: simonsze@mail.ndl.nctu.edu.tw  
Session: ULSI

Dr. Ken Takeya (Japan)  
Executive Manager  
NTT System Electronics Laboratories  
3-1, Morinosato Wakamiya, Atsugishi,  
243-0198, Japan  
TEL: +81-462-40-2000  
FAX: +81-462-40-4328  
E-mail: takeya@aecl.ntt.co.jp  
Session: ULSI

Professor Elias Towe (USA)  
Department of Electrical Engineering  
Thornton Hall  
University of Virginia  
Charlottesville, VA 22903-2442  
TEL: (804) 924 6078  
FAX: (804) 924 8818  
email: [towe@virginia.edu](mailto:towe@virginia.edu)  
Session: Optoelectronics and Photonics

Dr Usha Varshney (USA)  
Program Director  
Electrical and Communications Systems Division  
National Science Foundation, Rm 675s  
4201 Wilson Blvd  
Arlington, VA 22230  
TEL: (703) 306-1345  
FAX: (703) 306-0305  
email: [cuvarshne@nsf.gov](mailto:cuvarshne@nsf.gov)  
Session: Wireless, Telecommunication, and Systems

Dr Max Yoder (USA)  
Electronics Division  
Office of Naval Research  
800 N. Quincy Street  
Arlington, VA 22217-5660 U.S.A.  
Tel: 703-696-4216  
FAX: 703-696-2611  
email: [yoderm@onr.navy.mil](mailto:yoderm@onr.navy.mil)  
Session: Plenary

Dr. Colin E.C.Wood (USA)  
Office of Naval Research Code 312  
800 N. Quincy St. Arlington, VA 22217  
TEL: (703) 696 4218  
FAX: (703) 696 2611  
email: [WoodC@onr.navy.mil](mailto:WoodC@onr.navy.mil)  
Session: Emerging Microelectronic Materials

Dr J. M. (Jimmy) Xu (Canada)  
Nortel Professor of Emerging Technologies  
Dept of Electrical and Comp Engineering  
University of Toronto  
10 King's College Rd  
Toronto, ONT M5S 3G4 Canada  
TEL: (416) 978 8734  
FAX: (416) 971 2626  
email: [xujm@eecg.utoronto.ca](mailto:xujm@eecg.utoronto.ca)  
Session: Physical Phenomena and Quantum Devices

Dr Enrico Zanoni (Italy)  
Dipartimento di Elettronica e Informatica Universita' di Padova  
Via Gradenigo 6/A  
35131 Padova, Italy  
email: <zanoni@dei.unipd.it>  
Session: Wireless, Telecommunication, and Systems

Prof Alexander Zaslavsky  
Div. of Engineering, Box D  
Brown University  
182 Hope St  
Providence, RI 02912  
TEL: (401) 863-1406  
FAX: (401) 863-1157  
email: Alexander\_Zaslavsky@brown.edu  
Session: VLSI-1

#### **LOCAL ORGANIZING:**

Prof. Roberto Cingolani (Italy)  
Dipartimento Scienza dei Materiali  
Universita' di Lecce,  
Via Arnesano, 73100 Lecce-Italy  
TEL: +39-832-320562  
FAX: +39-832-320525  
email: ZIFFO@axpmat.unile.it

Dr Sorin Cristoloveanu (France)  
Director of Research CNRS  
Directeur du Laboratoire de Physique  
des Composants a Semiconducteurs  
ENSERG, 23, rue des Martyrs, BP 257  
38016 Grenoble CEDEX 1 - France  
TEL: (011) 33-4-76 85 60 40  
FAX: (011) 33-4-76 85 60 70  
email: sorin@enserg.fr

#### **INVITED SPEAKERS**

Dr Alexandre A. Andronov  
Deputy Director  
Institute for Physics of Microstructures  
Russian Academy of Sciences,  
Nizhny Novgorod, GSP-105 60360 Russia  
TEL: (8312) 67-50-62  
FAX: (8312) 67-55-53  
email: andronov@ipm.sci-nnov.ru  
Session: Optoelectronics and Photonics  
Lecture Topic: "Toward mid and far IR intraband lasers based on hot carrier phenomena in quantum wells and superlattices"

Professor Yasuhiko Arakawa  
University of Tokyo  
Research Center for Advanced Science  
and Technology & Institute of Industrial Science  
TEL +81-3-3478-1139  
FAX +81-3-3478-1398  
email: arakawa@iis.u-tokyo.ac.jp  
Session: Optoelectronics and Photonics  
Lecture Topic: "Nano-Optoelectronics in Technology Roadmap"

Dr A. J. Auberton-Hervé  
President Corporate  
SOITEC Company  
France  
TEL: +33 (0)476.92.75.04  
FAX: +33 (0)476.92.75.01  
email: auberton@soitec.fr  
Session: SOI and MEMs  
Lecture Topic: "Why can Smart Cut® change the future of microelectronics?"

Dr Gail J. Brown  
Materials & Manufacturing Directorate  
Air Force Research Laboratory  
Wright-Patterson AFB, OH  
email: Gail.Brown@mi.afrl.af.mil  
Session: Physical Phenomena and Quantum Devices  
Lecture Topic: "Materials for the Next Generation of Long Wavelength Infrared  
Detectors"

Prof Joe C. Campbell  
University of Texas  
UT/PRC/MER R9950  
Austin, TX 78712  
TEL: 512-471-9669  
FAX: 512-471-5625  
email: jcc@mail.utexas.edu  
URL: <http://www.ece.utexas.edu/projects/ece/mrc/>  
Session: Optoelectronics and Photonics  
Lecture Topic: "High Speed Resonant-Cavity InGaAs/InAlAs Avalanche  
Photodiodes"

Prof C. Y. Chang  
President  
National Chiao Tung University  
1001 Ta Hsueh Road  
Hsinchu, Taiwan, 30050 R.O.C.  
TEL: 886-35-712121  
FAX: 886-35-721500  
email: cyc@cc.nctu.edu.tw  
session: ULSI-II  
Lecture Topic: "Present status and Future Trend of Asian Semiconductor Industry"

Dr Sorin Cristoloveanu  
Director of Research CNRS  
Directeur du Laboratoire de Physique des Composants a Semiconducteurs  
ENSERG, 23, rue des Martyrs, BP 257  
38016 Grenoble CEDEX 1 - France  
TEL: (011) 33-4-76 85 60 40  
FAX: (011) 33-4-76 85 60 70  
email: sorin@enserg.fr  
session: ULSI-I  
Lecture Topic: "Ultimate MOSFETs on SOI: Ultra Thin, Single Gate, Double Gate or Ground Plane"

Prof Daniel Dapkus  
W. M. Keck Professor of Engineering  
Departments of Electrical Engineering  
and Materials Science  
University of Southern California  
504 Powell Hall  
Los Angeles, CA 90089-0271  
TEL: 213-740-4414  
FAX: 213-740-6022  
email: dapkus@mizar.usc.edu  
Session: Optoelectronics and Photonics  
Lecture Topic: "Vertical Cavity Lasers and Microresonators"

Prof Peter J. Delfyett  
The School of Optics  
Center for Research & Education in Optics & Lasers (CREOL)  
University of Central Florida  
4000 Central Florida Blvd.,  
Orlando, FL 32816-2700  
TEL: 407 823-6812  
FAX: 407 823-6880  
e-mail: delfyett@creol.ucf.edu  
Session: Quantum Devices and Materials  
Lecture Topic: "Coherent Coupling in Multiwavelength Modelocked Semiconductor Diode Lasers: Physics and Applications"

Prof Steven P. DenBaars  
Materials and ECE Departments  
University of California  
Santa Barbara, CA 93106 USA  
TEL: (805) 893-8511  
FAX: (805) 893-9883  
email: denbaars@engineering.ucsb.edu  
Session: Emerging Microelectronic Materials  
Lecture Topic: "MOCVD Growth of High Quality GaN-Based Electronic and Photonic Devices"

Dr. Robert Doering  
TI Senior Fellow  
Texas Instruments Inc.  
mailing address (standard):  
P.O. Box 650311, MS 3730  
Dallas, TX 75265, U.S.A.  
mailing address (express):  
13560 North Central Expressway, MS 3730  
Dallas, TX 75243, U.S.A.  
TEL: +1-972-995-2405  
FAX: +1-972-995-6801  
email: doering@ti.com  
session: ULSI-II  
Lecture Topic: "Limitations of (and off) the SIA roadmap trends"

Dr Michel Dyakonov  
Laboratoire de Physique Mathematique, cc 070  
Universite Montpellier II  
34095 Montpellier France  
TEL: (33) 4 67 14 32 52  
FAX: (33) 4 67 14 42 34  
email: dyakonov@lpm.univ-montp2.fr  
Session: Physical Phenomena and Quantum Devices  
Lecture Topic: "Current State of the Theory of the Quantum Hall Effect"

Prof Lester F. Eastman  
Electrical Engineering Department  
Cornell University  
425 Phillips Hall  
Ithaca, NY 14853  
TEL: (607) 255 4369  
FAX: (607) 255-4742  
email: lfe@iiv.tn.cornell.edu  
Session: Physical Phenomena and Quantum Devices  
Lecture Topic: "Fundamental Limits of Performance of AlGaN/GaN HEMT's"

Dr Leo Esaki  
Office of Chairman  
Science and Technology Promotion Foundation of Ibaraki  
2-1-6 Sengen, Tsukuba  
Ibaraki 305-0047 JAPAN  
TEL: 81-298-60-6801  
FAX: 81-298-60-6802  
session: Plenary

Prof J. Murray Gibson  
Material Research Laboratory  
University of Illinois  
Urbana, IL 61801  
TEL: 217-333-2997  
e-mail: gibson@uimrl7.mrl.uiuc.edu

session: Nanoelectronics

Lecture Topic: "SCALPEL: The cutting tool for sub-0.1 um lithography"

Prof Hideki Hasegawa

Research Center for Interface Quantum Electronics (RCIQE)  
and Graduate School of Electronics and Information Engineering

Hokkaido University

Kita-13, Nishi-8

Sapporo 060-8628 Japan

email: hasegawa@rciqe.hokudai.ac.jp

session: Nanoelectronics

Lecture Topic: "Prospects of quantum devices based on III-V compound semiconductors"

Prof Karl Hess

Department of Electrical Engineering

1101 West Springfield Avenue

University of Illinois at Urbana - Champaign

Urbana, IL 61801-3082

TEL: (217) 333 6362

FAX: (217) 244 4333

email: k-hess@uiuc.edu

Session: Physical Phenomena and Quantum Devices

Lecture Topic: "Simulation of Microcavity Laser Diodes"

Professor Toshiro Hiramoto

VLSI Design and Education Center

University of Tokyo

7-22-1 Roppongi, Minato-ku

Tokyo 106-8558, Japan

Tel: 03-3402-6231 ext 2370

Fax/Tel: 03-3402-0873 (Direct)

email: hiramoto@nano.iis.u-tokyo.ac.jp

session: ULSI-II

Lecture Topic: "To fill the gap between Si-ULSI and nanodevices"

Dr Holger Juergensen

President, AIXTRON AG

Kackertstr. 15-17

D-52072 Aachen, Germany

TEL: +49 (241) 8909-113

FAX: +49 (241) 8909-25

email: juer@aixtron.com

Session: Physical Phenomena and Quantum Devices

Lecture Topic: "MOCVD - The Key Technology for the Industrial Application of Quantum Devices"

Dr. Y. Kado

NTT Corporation

TEL: 0462-40-2464

FAX: 0462-40-4041

e-mail: kado@aecl.ntt.co.jp

**Dr Georges Lampel**  
**Laboratoire de Physique de la Matière Condensée**  
**Ecole Polytechnique**  
**91128 Palaiseau, France**  
**TEL: (33) 01 69 33 46 59**  
**FAX: (33) 01 69 33 30 04**  
**email: Georges.Lampel@polytechnique.fr**  
**Session: Physical Phenomena and Quantum Devices**  
**Lecture Topic: "Spin-filter effects in transmission of free spin-polarized electrons through ultra-thin magnetic layers"**

**Dr Hee-Gook Lee**  
**Executive Vice President, R&D Division**  
**LG Semicon Co., Ltd.**  
**1, Hyangjeong-dong, Hungduk-gu**  
**Cheongju-si, 361-480, Korea**  
**TEL: 082-431-270-2005**  
**FAX: 082-431-270-2135**  
**email: hglee@lgsemicon.co.kr**  
**session: ULSI-I**  
**Lecture Topic: "The DRAM odyssey: from kilobits to gigabytes and beyond"**

**Prof Young Hee Lee**  
**Department of Physics and Semiconductor Physics Research Center,**  
**Jeonbuk National University, Jeonju,**  
**Jeonbuk 561-756, Korea**  
**FAX: 82-652-270-3585**  
**email: leeyh@sprc2.chonbuk.ac.kr**  
**Session: Emerging Microelectronic Materials**  
**Lecture Topic: "Applications of Carbon Nanotubes and New Functional GaN Nanotubes"**

**Prof Konstantin K. Likharev**  
**Department of Physics**  
**SUNY @ Stony Brook**  
**Stony Brook, NY 11794-3800**  
**TEL: (516) 632-8159**  
**FAX: (516) 632-8774**  
**email: klikharev@ccmail.sunysb.edu**

**Prof Lino Reggiani (Italy)**  
**Universita' degli Studi di Lecce**  
**Dipartimento di Scienza dei Materiali**  
**Via Arnesano**  
**73100 Lecce, ITALY**  
**FAX: 39-832-320-525**  
**TEL: 39-832-320-259**  
**email: reggiani@axpmat.unile.it**